參數(shù)資料
型號(hào): MPC850SAR
廠商: Motorola, Inc.
英文描述: Communications Controller Hardware Specifications
中文描述: 通信控制器的硬件規(guī)格
文件頁數(shù): 12/68頁
文件大?。?/td> 384K
代理商: MPC850SAR
12
MPC850 (Rev. A/B/C) Hardware Specifications
MOTOROLA
Layout Practices
B11
CLKOUT to TS, BB assertion
5.00
11.00
7.58
13.58
6.25
12.25
0.250
50.00
ns
B11a
CLKOUT to TA, BI assertion,
(When driven by the memory
controller or PCMCIA interface)
2.50
9.25
2.50
9.25
2.50
9.25
50.00
ns
B12
CLKOUT to TS, BB negation
5.00
11.75
7.58
14.33
6.25
13.00
0.250
50.00
ns
B12a
CLKOUT to TA, BI negation
(when driven by the memory
controller or PCMCIA interface)
2.50
11.00
2.50
11.00
2.50
11.00
50.00
ns
B13
CLKOUT to TS, BB high-Z
5.00
19.00
7.58
21.58
6.25
20.25
0.250
50.00
ns
B13a
CLKOUT to TA, BI high-Z, (when
driven by the memory controller
or PCMCIA interface)
2.50
15.00
2.50
15.00
2.50
15.00
50.00
ns
B14
CLKOUT to TEA assertion
2.50
10.00
2.50
10.00
2.50
10.00
50.00
ns
B15
CLKOUT to TEA high-Z
2.50
15.00
2.50
15.00
2.50
15.00
50.00
ns
B16
TA, BI valid to CLKOUT(setup
time)
5
9.75
9.75
9.75
50.00
ns
B16a
TEA, KR, RETRY, valid to
CLKOUT (setup time
) 5
10.00
10.00
10.00
50.00
ns
B16b
BB, BG, BR valid to CLKOUT
(setup time)
6
8.50
8.50
8.50
50.00
ns
B17
CLKOUT to TA, TEA, BI, BB, BG,
BR valid (Hold time).
5
1.00
1.00
1.00
50.00
ns
B17a
CLKOUT to KR, RETRY, except
TEA valid (hold time)
2.00
2.00
2.00
50.00
ns
B18
D[0–31], DP[0–3] valid to
CLKOUT rising edge (setup
time)
7
6.00
6.00
6.00
50.00
ns
B19
CLKOUT rising edge to D[0–31],
DP[0–3] valid (hold time)
7
1.00
1.00
1.00
50.00
ns
B20
D[0–31], DP[0–3] valid to
CLKOUT falling edge (setup
time)
8
4.00
4.00
4.00
50.00
ns
B21
CLKOUT falling edge to D[0–31],
DP[0–3] valid (hold time)
8
2.00
2.00
2.00
B22
CLKOUT rising edge to CS
asserted GPCM ACS = 00
5.00
11.75
7.58
14.33
6.25
13.00
0.250
50.00
ns
B22a
CLKOUT falling edge to CS
asserted GPCM ACS = 10, TRLX
= 0,1
8.00
8.00
8.00
50.00
ns
B22b
CLKOUT falling edge to CS
asserted GPCM ACS = 11, TRLX
= 0, EBDF = 0
5.00
11.75
7.58
14.33
6.25
13.00
0.250
50.00
ns
Table 6. Bus Operation Timing
1
(continued)
Num
Characteristic
50 MHz
66 MHz
80 MHz
FFACT
Cap Load
(default
50 pF)
Unit
Min
Max
Min
Max
Min
Max
相關(guān)PDF資料
PDF描述
MPC859P PowerQUICC⑩ Family Technical Summary
MPC859TTS PowerQUICC⑩ Family Technical Summary
MPC859TTSD PowerQUICC⑩ Family Technical Summary
MPC92429 400 MHz Low Voltage PECL Clock Synthesizer
MPC92429FA 400 MHz Low Voltage PECL Clock Synthesizer
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MPC850SRCVR50BU 功能描述:微處理器 - MPU POWER QUICC RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
MPC850SRCVR66BU 功能描述:微處理器 - MPU POWER QUICC RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
MPC850SRCZQ50BU 功能描述:微處理器 - MPU POWERPC MPU W/CPM RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
MPC850SRCZQ66BU 功能描述:微處理器 - MPU POWERPC MPU W/CPM RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
MPC850SRVR50BU 功能描述:微處理器 - MPU POWER QUICC RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324