• <abbr id="h4bq9"></abbr>
  • <cite id="h4bq9"><ol id="h4bq9"><progress id="h4bq9"></progress></ol></cite>

    參數(shù)資料
    型號: MPC8315VRAFDA
    廠商: FREESCALE SEMICONDUCTOR INC
    元件分類: 微控制器/微處理器
    英文描述: 32-BIT, 333 MHz, MICROPROCESSOR, PBGA620
    封裝: 29 X 29 MM, 2.23 MM HEIGHT, 1 MM PITCH, LEAD FREE, TEPBGAII-620
    文件頁數(shù): 33/112頁
    文件大小: 1283K
    代理商: MPC8315VRAFDA
    MPC8315E PowerQUICC II Pro Processor Hardware Specifications, Rev. 0
    Freescale Semiconductor
    27
    Ethernet: Three-Speed Ethernet, MII Management
    Figure 10 shows the MII transmit AC timing diagram.
    Figure 10. MII Transmit AC Timing Diagram
    9.2.1.2
    MII Receive AC Timing Specifications
    Table 26 provides the MII receive AC timing specifications.
    Figure 11 provides the AC test load for eTSEC.
    Figure 11. eTSEC AC Test Load
    Table 26. MII Receive AC Timing Specifications
    At recommended operating conditions with LVDD of 3.3 V ± 300 mv
    Parameter/Condition
    Symbol 1
    Min
    Typ
    Max
    Unit
    RX_CLK clock period 10 Mbps
    tMRX
    —400
    ns
    RX_CLK clock period 100 Mbps
    tMRX
    —40
    ns
    RX_CLK duty cycle
    tMRXH/tMRX
    35
    65
    %
    RXD[3:0], RX_DV, RX_ER setup time to RX_CLK
    tMRDVKH
    10.0
    ns
    RXD[3:0], RX_DV, RX_ER hold time to RX_CLK
    tMRDXKH
    10.0
    ns
    RX_CLK clock rise VIL(min) to VIH(max)
    tMRXR
    1.0
    4.0
    ns
    RX_CLK clock fall time VIH(max) to VIL(min)
    tMRXF
    1.0
    4.0
    ns
    Note:
    1. The symbols used for timing specifications herein follow the pattern of t(first two letters of functional block)(signal)(state)(reference)(state)
    for inputs and t(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, tMRDVKH symbolizes MII
    receive timing (MR) with respect to the time data input signals (D) reach the valid state (V) relative to the tMRX clock reference
    (K) going to the high (H) state or setup time. Also, tMRDXKL symbolizes MII receive timing (GR) with respect to the time data
    input signals (D) went invalid (X) relative to the tMRX clock reference (K) going to the low (L) state or hold time. Note that, in
    general, the clock reference symbol representation is based on three letters representing the clock of a particular functional.
    For example, the subscript of tMRX represents the MII (M) receive (RX) clock. For rise and fall times, the latter convention is
    used with the appropriate letter: R (rise) or F (fall).
    TX_CLK
    TXD[3:0]
    tMTKHDX
    tMTX
    tMTXH
    tMTXR
    tMTXF
    TX_EN
    TX_ER
    Output
    Z0 = 50 Ω
    LVDD/2
    RL = 50 Ω
    相關PDF資料
    PDF描述
    MPC8321EVRAFDCA 32-BIT, 333 MHz, RISC PROCESSOR, PBGA516
    MPC8321EZQADDCA 32-BIT, 266 MHz, RISC PROCESSOR, PBGA516
    MPC8321VRAFDCA 32-BIT, 333 MHz, RISC PROCESSOR, PBGA516
    MPC8321EVRADDCA 32-BIT, 266 MHz, RISC PROCESSOR, PBGA516
    MPC8321CVRADDCA 32-BIT, 266 MHz, RISC PROCESSOR, PBGA516
    相關代理商/技術參數(shù)
    參數(shù)描述
    MPC8315VRAGD 制造商:Freescale Semiconductor 功能描述:MPC8315VRAGD - Bulk
    MPC8315VRAGDA 功能描述:微處理器 - MPU NON-ENCRYPT RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324
    MPC8321CVRADDC 功能描述:微處理器 - MPU 8321 NOPB PBGA W/O ENCR RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324
    MPC8321CVRADDC 制造商:Freescale Semiconductor 功能描述:Embedded Networking Processor
    MPC8321CVRAFDC 功能描述:微處理器 - MPU 8321 NOPB PBGA W/O ENCR RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324