- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369928 > MPC826XA (Motorola, Inc.) Hardware Specifications PDF資料下載
參數(shù)資料
| 型號(hào)： | MPC826XA |
| 廠商： | Motorola, Inc. |
| 英文描述： | Hardware Specifications |
| 中文描述： | 硬件規(guī)格 |
| 文件頁數(shù)： | 46/48頁 |
| 文件大小： | 662K |
| 代理商： | MPC826XA |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁當(dāng)前第46頁第47頁第48頁
46
MPC826xA (HiP4) Family Hardware Specifications
MOTOROLA
Document Revision History
0.5
3/2002
Table 19: Modified notes to pins AE11 and AF25.
Table 19: Addition of note to pins AA1 and AG4 (Therm0 and Therm1).
0.6
3/2002
Table 19: Modified notes to pins AE11 and AF25.
0.7
5/2002
Section 1.1, “Features”: minimum supported core frequency of 150 MHz
Section 1.1, “Features”: updated performance values (under “Dual-issue integer core”)
Table 2: Note 2 (changes in italics): “...
less
Table 2: Addition of note 3.
than or equal to
233
MHz,
166
MHz CPM...”
0.8
1/2003
Table 2: Modification to supply voltage ranges reflected in notes 2, 3, and 4.
Table 4: Addition of
θ
JB
and
θ
JC
.
Table 7, Figure 8: Addition of sp42a/sp43a.
Figure 3, Figure 4: Addition of note for FCC output.
Figure 5, Figure 6, Figure 7: Addition of notes.
Table 13, Table 16, and Table 18: Removal of PLL bypass mode from clock tables.
0.9
8/2003
Note
in this “Document Revision History” Table.
Removal of “HiP4 PowerQUICC II Documentation” table. These supplemental specifications
have been replaced by revision 1 of the
MPC8260 PowerQUICC II Family Reference
Manual
.
Figure 1 and Section 1.1, “Features”: Addition of MPC8255 notes
Addition of Figure 2
Addition of VCCSYN to “Note: Core, PLL, and I/O Supply Voltages” following Table 2
Addition of note 1 to Table 3
Table 4: Changes to
θ
and
θ
JB
and
θ
JC
.
Addition of notes or modifications to Figure 6, Figure 7, and Figure 8
Table 9: Change of sp10.
Addition of Table 14.
Addition of note 2 to Table 19
Table 19: Addition of FCC2 Rx and Tx [3,4] to CPM pins PD7, PD18, PD19, and PD29. Also,
the addition of SPICLK to PC19. They are documented correctly in the parallel I/O ports
chapter in the
MPC8260 PowerQUICC II Family Reference Manual
been omitted from Table 19.
:
In revision 0.3, sp30 (Table 10) was changed. This change was not previously recorded
but had previously
Table 22. Document Revision History (Continued)
Revision
Date
Substantive Changes
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MPC826XACVR | Hardware Specifications |
| MPC826XACZU | Hardware Specifications |
| MPC826XAVR | Hardware Specifications |
| MPC826XAZU | Hardware Specifications |
| MPC850 | 32-Bit Microprocessor(32位微處理器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MPC826XACVR | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:PowerQUICC⑩ II Integrated Communications Processor Hardware Specifications |
| MPC826XACVV | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:PowerQUICC II Integrated Communications Processor Hardware Specifications |
| MPC826XACZU | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Hardware Specifications |
| MPC826XACZUBUS | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:MPC826xA (HiP4) Family Hardware Specifications |
| MPC826XACZUBUSX | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:MPC826xA (HiP4) Family Hardware Specifications |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。