參數(shù)資料
型號: MPC8241TVR200D
廠商: Freescale Semiconductor
文件頁數(shù): 17/58頁
文件大?。?/td> 0K
描述: IC MPU 32BIT 200MHZ 357-PBGA
標(biāo)準(zhǔn)包裝: 44
系列: MPC82xx
處理器類型: 32-位 MPC82xx PowerQUICC II
速度: 200MHz
電壓: 1.8V
安裝類型: 表面貼裝
封裝/外殼: 357-BBGA
供應(yīng)商設(shè)備封裝: 357-PBGA(25x25)
包裝: 托盤
MPC8241 Integrated Processor Hardware Specifications, Rev. 10
24
Freescale Semiconductor
Electrical and Thermal Characteristics
Figure 14 provides the AC test load for the MPC8241.
Figure 14. AC Test Load for the MPC8241
14b
sys_logic_clk to output high impedance (for all others)
4.0
ns
2
Notes:
1. All PCI signals are measured from GVDD_OVDD/2 of the rising edge of PCI_SYNC_IN to 0.285 × GVDD_OVDD or 0.615 ×
GVDD_OVDD of the signal in question for 3.3 V PCI signaling levels. See Figure 12.
2. All memory and related interface output signal specifications are specified from the VM = 1.4 V of the rising edge of the
memory bus clock, sys_logic_clk to the TTL level (0.8 or 2.0 V) of the signal in question. sys_logic_clk is the same as
PCI_SYNC_IN in 1:1 mode, but is twice the frequency in 2:1 mode (processor/memory bus clock rising edges occur on every
rising and falling edge of PCI_SYNC_IN). See Figure 11.
3. PCI bused signals are composed of the following signals: LOCK, IRDY, C/BE[3:0], PAR, TRDY, FRAME, STOP, DEVSEL,
PERR, SERR, AD[31:0], REQ[4:0], GNT[4:0], IDSEL, and INTA.
4. To meet minimum output hold specifications relative to PCI_SYNC_IN for both 33- and 66-MHz PCI systems, the MPC8241
has a programmable output hold delay for PCI signals (the PCI_SYNC_IN to output valid timing is also affected). The initial
value of the output hold delay is determined by the values on the MCP and CKE reset configuration signals; the values on
these two signals are inverted and subsequently stored as the initial settings of PCI_HOLD_DEL = PMCR2[5, 4] (power
management configuration register 2 <0x72>), respectively. Because MCP and CKE have internal pull-up resistors, the
default value of PCI_HOLD_DEL after reset is 0b00. Additional output hold delay values are available by programming the
PCI_HOLD_DEL value of the PMCR2 configuration register. See Figure 15 for PCI_HOLD_DEL effect on output valid and
hold time.
Table 11. Output AC Timing Specifications (continued)
Num
Characteristic
Min
Max
Unit
Notes
Output
Z0 = 50 Ω
GVDD_OVDD/2 for
RL = 50 Ω
Output Measurements are Made at the Device Pin
PCI or Memory
相關(guān)PDF資料
PDF描述
MPC8241TZQ200D IC MPU 32BIT 200MHZ 357-PBGA
MPC8315EVRADDA MPU POWERQUICC II PRO 620-PBGA
AMM40DTMI-S189 CONN EDGECARD 80POS R/A .156 SLD
RSC50DTEN CONN EDGECARD 100POS .100 EYELET
MPC8315CVRADDA MPU POWERQUICC II PRO 620-PBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MPC8241TZP166C 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Intergrated Processor Hardware Specifications
MPC8241TZP200C 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Intergrated Processor Hardware Specifications
MPC8241TZP266C 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Intergrated Processor Hardware Specifications
MPC8241TZQ166C 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Intergrated Processor Hardware Specifications
MPC8241TZQ166D 功能描述:微處理器 - MPU 166MHz 315.4MIPS RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324