- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45353 > MPC755BRX400LX (MOTOROLA INC) 32-BIT, 400 MHz, RISC PROCESSOR, CBGA360 PDF資料下載
參數(shù)資料
| 型號： | MPC755BRX400LX |
| 廠商： | MOTOROLA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, 400 MHz, RISC PROCESSOR, CBGA360 |
| 封裝： | 25 X 25 MM, 3.20 MM HEIGHT, 1.27 MM PITCH, CERAMIC, BGA-360 |
| 文件頁數(shù)： | 8/48頁 |
| 文件大?。?/td> | 1265K |
| 代理商： | MPC755BRX400LX |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當(dāng)前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
16
MPC755 RISC Microprocessor Hardware Specifications
Electrical and Thermal Characteristics
socketed part on a functional tester at the maximum frequencies of Table 11. Therefore functional operation
and AC timing information are tested at core-to-L2 divisors of 2 or greater. Functionality of core-to-L2
divisors of 1 or 1.5 is verified at less than maximum rated frequencies.
L2 input and output signals are latched or enabled respectively by the internal L2CLK (which is SYSCLK
multiplied up to the core frequency and divided down to the L2CLK frequency). In other words, the AC
timings of Table 12 and Table 13 are entirely independent of L2SYNC_IN. In a closed loop system, where
L2SYNC_IN is driven through the board trace by L2SYNC_OUT, L2SYNC_IN only controls the output
phase of L2CLKOUTA and L2CLKOUTB which are used to latch or enable data at the SRAMs. However,
since in a closed loop system L2SYNC_IN is held in phase alignment with the internal L2CLK, the signals
of Table 12 and Table 13 are referenced to this signal rather than the not-externally-visible internal L2CLK.
During manufacturing test, these times are actually measured relative to SYSCLK.
The L2SYNC_OUT signal is intended to be routed halfway out to the SRAMs and then returned to the
L2SYNC_IN input of the MPC755 to synchronize L2CLKOUT at the SRAM with the processor’s internal
clock. L2CLKOUT at the SRAM can be offset forward or backward in time by shortening or lengthening
the routing of L2SYNC_OUT to L2SYNC_IN. See Motorola Application Note AN179/D “PowerPC
Backside L2 Timing Analysis for the PCB Design Engineer.”
The L2CLKOUTA and L2CLKOUTB signals should not have more than two loads.
Table 11. L2CLK Output AC Timing Specification
At recommended operating conditions (See Table 3)
Parameter
Symbol
300, 350, 400 MHz
Unit
Notes
Min
Max
L2CLK Frequency
fL2CLK
80
400
MHz
1, 4
L2CLK Cycle Time
tL2CLK
2.5
12.5
ns
L2CLK Duty Cycle
tCHCL/tL2CLK
50
%
2, 7
Internal DLL-Relock Time
640
—
L2CLK
3, 7
DLL Capture Window
0
10
ns
5, 7
L2CLKOUT Output-to-Output Skew
tL2CSKW
50
ps
6, 7
L2CLKOUT Output Jitter
±150
ps
6, 7
Notes:
1. L2CLK outputs are L2CLK_OUTA, L2CLK_OUTB, L2CLK_OUT and L2SYNC_OUT pins. The L2CLK frequency to
core frequency settings must be chosen such that the resulting L2CLK frequency and core frequency do not
exceed their respective maximum or minimum operating frequencies. The maximum L2LCK frequency will be
system dependent. L2CLK_OUTA and L2CLK_OUTB must have equal loading.
2. The nominal duty cycle of the L2CLK is 50% measured at midpoint voltage.
3. The DLL re-lock time is specified in terms of L2CLKs. The number in the table must be multiplied by the period of
L2CLK to compute the actual time duration in nanoseconds. Re-lock timing is guaranteed by design and
characterization.
4. The L2CR[L2SL] bit should be set for L2CLK frequencies less than 110 MHz. This adds more delay to each tap of
the DLL.
5. Allowable skew between L2SYNC_OUT and L2SYNC_IN.
6. This output jitter number represents the maximum delay of one tap forward or one tap back from the current DLL
tap as the phase comparator seeks to minimize the phase difference between L2SYNC_IN and the internal
L2CLK. This number must be comprehended in the L2 timing analysis. The input jitter on SYSCLK affects
L2CLKOUT and the L2 address/data/control signals equally and, therefore, is already comprehended in the AC
timing and does not have to be considered in the L2 timing analysis.
7. Guaranteed by design and characterization.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MPC755BRX450LE | 32-BIT, 450 MHz, RISC PROCESSOR, CBGA360 |
| MPC755CPX400 | 32-BIT, 400 MHz, RISC PROCESSOR, PBGA360 |
| MPC755BVT300 | 32-BIT, 300 MHz, RISC PROCESSOR, PBGA360 |
| MPC745BVT300 | 32-BIT, 300 MHz, RISC PROCESSOR, PBGA255 |
| MPC745BVT350 | 32-BIT, 350 MHz, RISC PROCESSOR, PBGA255 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MPC755BVT300LE | 功能描述:微處理器 - MPU RV2.8106C RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MPC755BVT350LE | 功能描述:微處理器 - MPU RV2.8,106C RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MPC755CPX350LE | 功能描述:微處理器 - MPU 360PBGA,RV2.8,6W RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MPC755CPX400LE | 功能描述:微處理器 - MPU GF RV2.8360PBGA 4A105C RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MPC755CPX400LE | 制造商:Freescale Semiconductor 功能描述:IC 32BIT MPU 400MHZ BGA-360 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。