參數(shù)資料
型號: MPC5601PEF0MLL4R
廠商: FREESCALE SEMICONDUCTOR INC
元件分類: 微控制器/微處理器
英文描述: 32-BIT, FLASH, 64 MHz, RISC MICROCONTROLLER, PQFP100
封裝: 14 X 14 MM, 1.40 MM, 0.50 MM PITCH, ROHS COMPLIANT, LQFP-100
文件頁數(shù): 89/95頁
文件大?。?/td> 1694K
代理商: MPC5601PEF0MLL4R
MPC5602P Microcontroller Data Sheet, Rev. 4.1
Freescale Semiconductor
9
The flash memory module provides the following features:
As much as 320 KB flash memory
— 6 blocks (32 KB + 2×16 KB + 32 KB + 32 KB + 128 KB) code flash memory
— 4 blocks (16 KB + 16 KB + 16 KB + 16 KB) data flash memory
— Full Read-While-Write (RWW) capability between code flash memory and data flash memory
Four 128-bit wide prefetch buffers to provide single cycle in-line accesses (prefetch buffers can be configured to
prefetch code or data or both)
Typical flash memory access time: no wait-state for buffer hits, 2 wait-states for page buffer miss at 64 MHz
Hardware managed flash memory writes handled by 32-bit RISC Krypton engine
Hardware and software configurable read and write access protections on a per-master basis
Configurable access timing allowing use in a wide range of system frequencies
Multiple-mapping support and mapping-based block access timing (up to 31 additional cycles) allowing use for
emulation of other memory types
Software programmable block program/erase restriction control
Erase of selected block(s)
Read page sizes
— Code flash memory: 128 bits (4 words)
— Data flash memory: 32 bits (1 word)
ECC with single-bit correction, double-bit detection for data integrity
— Code flash memory: 64-bit ECC
— Data flash memory: 32-bit ECC
Embedded hardware program and erase algorithm
Erase suspend and program abort
Censorship protection scheme to prevent flash memory content visibility
Hardware support for EEPROM emulation
1.5.5
Static random access memory (SRAM)
The MPC5602P SRAM module provides up to 20 KB of general-purpose memory.
ECC handling is done on a 32-bit boundary and is completely software compatible with MPC55xx family devices containing
an e200z6 core and 64-bit wide ECC.
The SRAM module provides the following features:
Supports read/write accesses mapped to the SRAM from any master
Up to 20 KB general purpose SRAM
Supports byte (8-bit), half word (16-bit), and word (32-bit) writes for optimal use of memory
Typical SRAM access time: no wait-state for reads and 32-bit writes; 1 wait-state for 8- and 16-bit writes if
back-to-back with a read to same memory block
1.5.6
Interrupt controller (INTC)
The interrupt controller (INTC) provides priority-based preemptive scheduling of interrupt requests, suitable for statically
scheduled hard real-time systems. The INTC handles 128 selectable-priority interrupt sources.
For high-priority interrupt requests, the time from the assertion of the interrupt request by the peripheral to the execution of the
interrupt service routine (ISR) by the processor has been minimized. The INTC provides a unique vector for each interrupt
request source for quick determination of which ISR has to be executed. It also provides a wide number of priorities so that
相關(guān)PDF資料
PDF描述
MPC5602PEF0VLH6R 32-BIT, FLASH, 64 MHz, RISC MICROCONTROLLER, PQFP64
MPC5601F0MLL6R 32-BIT, FLASH, 64 MHz, RISC MICROCONTROLLER, PQFP100
MPC5602F0MLH6R 32-BIT, FLASH, 64 MHz, RISC MICROCONTROLLER, PQFP64
MPC5602F0MLL4 32-BIT, FLASH, 64 MHz, RISC MICROCONTROLLER, PQFP100
MPC5601PEF0MLL6R 32-BIT, FLASH, 64 MHz, RISC MICROCONTROLLER, PQFP100
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MPC5601PEF0MLL6R 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:MPC5602P Microcontroller Data Sheet
MPC5601PEF0VLH4R 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:MPC5602P Microcontroller Data Sheet
MPC5601PEF0VLH6R 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:MPC5602P Microcontroller Data Sheet
MPC5601PEF0VLL4R 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:MPC5602P Microcontroller Data Sheet
MPC5601PEF0VLL6R 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:MPC5602P Microcontroller Data Sheet