參數(shù)資料
型號(hào): MPC5601F0MLH6
廠商: FREESCALE SEMICONDUCTOR INC
元件分類: 微控制器/微處理器
英文描述: 32-BIT, FLASH, 64 MHz, RISC MICROCONTROLLER, PQFP64
封裝: 10 X 10 MM, 1.40 MM, 0.50 MM PITCH, ROHS COMPLIANT, MS-026BCD, LQFP-64
文件頁(yè)數(shù): 67/95頁(yè)
文件大?。?/td> 1694K
代理商: MPC5601F0MLH6
MPC5602P Microcontroller Data Sheet, Rev. 4.1
Freescale Semiconductor
7
1.5
Feature details
1.5.1
High performance e200z0 core processor
The e200z0 Power Architecture core provides the following features:
High performance e200z0 core processor for managing peripherals and interrupts
Single issue 4-stage pipeline in-order execution 32-bit Power Architecture CPU
Harvard architecture
Variable length encoding (VLE), allowing mixed 16- and 32-bit instructions
— Results in smaller code size footprint
— Minimizes impact on performance
Branch processing acceleration using lookahead instruction buffer
Load/store unit
— 1-cycle load latency
— Misaligned access support
— No load-to-use pipeline bubbles
Thirty-two 32-bit general purpose registers (GPRs)
Separate instruction bus and load/store bus Harvard architecture
Hardware vectored interrupt support
Reservation instructions for implementing read-modify-write constructs
Long cycle time instructions, except for guarded loads, do not increase interrupt latency
Extensive system development support through Nexus debug port
Non-maskable interrupt support
Pulse width modulator (FlexPWM) Contains four PWM submodules, each of which capable of controlling a single
half-bridge power stage and two fault input channels
Reset generation module
(MC_RGM)
Centralizes reset sources and manages the device reset sequence of the device
Static random-access memory
(SRAM)
Provides storage for program code, constants, and variables
System integration unit lite (SIUL) Provides control over all the electrical pad controls and up 32 ports with 16 bits
of bidirectional, general-purpose input and output signals and supports up to 32
external interrupts with trigger event configuration
System status and configuration
module (SSCM)
Provides system configuration and status data (such as memory size and status,
device mode and security status), device identification data, debug status port
enable and selection, and bus and peripheral abort enable/disable
System timer module (STM)
Provides a set of output compare events to support AUTOSAR1 and operating
system tasks
System watchdog timer (SWT)
Provides protection from runaway code
Wakeup unit (WKPU)
Supports up to 18 external sources that can generate interrupts or wakeup
events, of which 1 can cause non-maskable interrupt requests or wakeup events
1 AUTOSAR: AUTomotive Open System ARchitecture (see http://www.autosar.org)
Table 2. MPC5602P series block summary (continued)
Block
Function
相關(guān)PDF資料
PDF描述
MPC5602F0MLL4R 32-BIT, FLASH, 64 MHz, RISC MICROCONTROLLER, PQFP100
MPC5602PEF0MLH4 32-BIT, FLASH, 64 MHz, RISC MICROCONTROLLER, PQFP64
MPC5601F0MLL4 32-BIT, FLASH, 64 MHz, RISC MICROCONTROLLER, PQFP100
MPC5601PEF0MLH6 32-BIT, FLASH, 64 MHz, RISC MICROCONTROLLER, PQFP64
MPC5602F0VLL6 32-BIT, FLASH, 64 MHz, RISC MICROCONTROLLER, PQFP100
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MPC5601PEF0MLH4R 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:MPC5602P Microcontroller Data Sheet
MPC5601PEF0MLH6R 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:MPC5602P Microcontroller Data Sheet
MPC5601PEF0MLL4R 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:MPC5602P Microcontroller Data Sheet
MPC5601PEF0MLL6R 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:MPC5602P Microcontroller Data Sheet
MPC5601PEF0VLH4R 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:MPC5602P Microcontroller Data Sheet