參數(shù)資料
型號: MPC5200VR400BR2
廠商: Freescale Semiconductor
文件頁數(shù): 9/72頁
文件大小: 0K
描述: IC MPU 32BIT 400MHZ 272-PBGA
標(biāo)準(zhǔn)包裝: 500
系列: MPC52xx
核心處理器: e300
芯體尺寸: 32-位
速度: 400MHz
連通性: CAN,EBI/EMI,以太網(wǎng),I²C,IrDA,J1850,SPI,UART/USART,USB
外圍設(shè)備: AC'97,DMA,I²S,POR,PWM,WDT
輸入/輸出數(shù): 56
程序存儲器類型: 外部程序存儲器
RAM 容量: 16K x 8
電壓 - 電源 (Vcc/Vdd): 1.42 V ~ 1.58 V
振蕩器型: 內(nèi)部
工作溫度: 0°C ~ 70°C
封裝/外殼: 272-BBGA
包裝: 帶卷 (TR)
MPC5200B Data Sheet, Rev. 4
Freescale Semiconductor
17
2) The interrupt latency descriptions in the table above are related to non competitive, non masked but enabled external interrupt
sources. Take care of interrupt prioritization which may increase the latencies.
Because all external interrupt signals are synchronized into the internal processor bus clock domain, each of these signals has
to exceed a minimum pulse width of more than one IP_CLK cycle.
NOTES:
1) The frequency of the IP_CLK depends on the register settings in Clock Distribution Module. See the MPC5200B User’s Manual
(MPC5200BUM) for further information.
2) If the same interrupt occurs a second time while its interrupt service routine has not cleared the former one, the second
interrupt is not recognized at all.
Besides synchronization, prioritization, and mapping the latency of an external interrupt to the start of its associated interrupt
service routine also depends on the following conditions: To get a minimum interrupt service response time, it is recommended
to enable the instruction cache and set up the maximum core clock, XL bus, and IP bus frequencies (depending on board design
and programming). In addition, it is advisable to execute an interrupt handler, which has been implemented in assembly code.
1.3.6
SDRAM
1.3.6.1
Memory Interface Timing-Standard SDRAM Read Command
Table 17. Minimum Pulse Width for External Interrupts to be Recognized
Name
Min Pulse Width
Max Pulse Width
Reference Clock
SpecID
All external interrupts (IRQs, GPIOs)
> 1 clock cycle
IP_CLK
A4.22
Table 18. Standard SDRAM Memory Read Timing
Sym
Description
Min
Max
Units
SpecID
tmem_clk
MEM_CLK period
7.5
ns
A5.1
tvalid
Control Signals, Address and MBA Valid after
rising edge of MEM_CLK
—tmem_clk ×0.5 +0.4
ns
A5.2
thold
Control Signals, Address and MBA Hold after
rising edge of MEM_CLK
tmem_clk ×0.5
ns
A5.3
DMvalid
DQM valid after rising edge of MEM_CLK
tmem_clk ×0.25 + 0.4
ns
A5.4
DMhold
DQM hold after rising edge of MEM_CLK
tmem_clk ×0.25 – 0.7
—ns
A5.5
datasetup
MDQ setup to rising edge of MEM_CLK
0.3
ns
A5.6
datahold
MDQ hold after rising edge of MEM_CLK
0.2
ns
A5.7
相關(guān)PDF資料
PDF描述
MCF52211CVM80 IC MCU 128K FLASH 80MHZ 81MAPBGA
MC9S08SL16CTL MCU 16KB FLASH SLIC 28TSSOP
VE-BNV-CU-F3 CONVERTER MOD DC/DC 5.8V 200W
VE-BNT-CU-F1 CONVERTER MOD DC/DC 6.5V 200W
VE-BNR-CU-F2 CONVERTER MOD DC/DC 7.5V 200W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MPC52100J 功能描述:厚膜電阻器 - 透孔 RoHS:否 制造商:Caddock 電阻:27 kOhms 容差:1 % 功率額定值:8 W 溫度系數(shù):50 PPM / C 系列:MS 端接類型:Axial 電壓額定值:2 kV 工作溫度范圍:- 15 C to + 275 C 尺寸:8.89 mm Dia. x 23.11 mm L 封裝:Bulk
MPC52100J 制造商:TE Connectivity 功能描述:RESISTOR 5W 10R
MPC52100J 制造商:TE Connectivity 功能描述:RESISTOR THICK FILM 10OHM 5W 5% 制造商:TE Connectivity 功能描述:RESISTOR, THICK FILM, 10 OHM, 5W, 5%
MPC52101J 功能描述:厚膜電阻器 - 透孔 MPC5 100R 5% RoHS:否 制造商:Caddock 電阻:27 kOhms 容差:1 % 功率額定值:8 W 溫度系數(shù):50 PPM / C 系列:MS 端接類型:Axial 電壓額定值:2 kV 工作溫度范圍:- 15 C to + 275 C 尺寸:8.89 mm Dia. x 23.11 mm L 封裝:Bulk
MPC52101J 制造商:TE Connectivity 功能描述:RESISTOR 5W 100R
<menuitem id="uvzgh"></menuitem>
<menuitem id="uvzgh"><pre id="uvzgh"></pre></menuitem>
  • <i id="uvzgh"><input id="uvzgh"></input></i>
    <span id="uvzgh"><tbody id="uvzgh"><strong id="uvzgh"></strong></tbody></span>
    <dd id="uvzgh"><tr id="uvzgh"><sup id="uvzgh"></sup></tr></dd>
  • <dd id="uvzgh"><tr id="uvzgh"></tr></dd>
    <dd id="uvzgh"><delect id="uvzgh"><strike id="uvzgh"></strike></delect></dd>