參數(shù)資料
型號(hào): MP80C51C-16D
廠商: ATMEL CORP
元件分類: 微控制器/微處理器
英文描述: 8-BIT, MROM, 16 MHz, MICROCONTROLLER, PDIP40
封裝: PLASTIC, DIP-40
文件頁數(shù): 103/109頁
文件大?。?/td> 10824K
代理商: MP80C51C-16D
805
32117D–AVR-01/12
AT32UC3C
30.5.3
Clocks
The clock for the IISC bus interface (CLK_IISC) is generated by the Power Manager. This clock
is enabled at reset, and can be disabled in the Power Manager. It is recommended to disable the
IISC before disabling the clock, to avoid freezing the IISC in an undefined state.
One of the generic clocks is connected to the IISC. The generic clock (GCLK_IISC) can be set to
a wide range of frequencies and clock sources. The GCLK_IISC must be enabled and config-
ured before use. Refer to the module configuration section for details on the GCLK_IISC used
for the IISC. The frequency for this clock has to be set as described in Table.
30.5.4
DMA
The IISC DMA handshake interfaces are connected to the Peripheral DMA Controller. Using the
IISC DMA functionality requires the Peripheral DMA Controller to be programmed first.
30.5.5
Interrupts
The IISC interrupt line is connected to the Interrupt Controller. Using the IISC interrupt requires
the Interrupt Controller to be programmed first.
30.5.6
Debug Operation
When an external debugger forces the CPU into debug mode, the IISC continues normal opera-
tion. If this module is configured in a way that requires it to be periodically serviced by the CPU
through interrupt requests or similar, improper operation or data loss may result during
debugging.
30.6
Functional Description
30.6.1
Initialization
The IISC features a Receiver, a Transmitter, and, for Master and Controller modes, a Clock
Generator. Receiver and Transmitter share the same Serial Clock and Word Select.
Before enabling the IISC, the chosen configuration must be written to the Mode Register (MR).
The IMCKMODE, MODE, FORMAT, and DATALENGTH fields in the MR register must be writ-
ten. If FORMAT is configured in one of the TDM formats, then the NBCHAN and TDMFS fields
must also be written. If the IMCKMODE field is written as one, then the IMCKFS field should be
written with the chosen ratio, as described in Section 30.6.6 ”Serial Clock and Word Select Gen-
Once the Mode Register has been written, the IISC Clock Generator, Receiver, and Transmitter
can be enabled by writing a one to the CKEN, RXEN, and TXEN bits in the Control Register
(CR). The Clock Generator can be enabled alone, in Controller Mode, to output clocks to the
IMCK, ISCK, and IWS pins. The Clock Generator must also be enabled if the Receiver or the
Transmitter is enabled.
The Clock Generator, Receiver, and Transmitter can be disabled independently by writing a one
to CR.CXDIS, CR.RXDIS and/or CR.TXDIS respectively. Once requested to stop, they will only
stop when the transmission of the pending frame transmission will be completed.
30.6.2
Basic Operation
The Receiver can be operated by reading the Receiver Holding Register (RHR), whenever the
Receive Ready (RXRDY) bit in the Status Register (SR) is set. Successive values read from
RHR will correspond to the samples from the left and right audio channels, or from channels 0 to
MR.NBCHAN in TDM mode, for the successive frames.
相關(guān)PDF資料
PDF描述
MQ80C52CXXX-12SB 8-BIT, MROM, 12 MHz, MICROCONTROLLER, CQFP44
MD80C32XXX-12/883 8-BIT, 12 MHz, MICROCONTROLLER, CDIP40
MT80C51C-12R 8-BIT, MROM, 12 MHz, MICROCONTROLLER, PQFP44
MT80C51C-20R 8-BIT, MROM, 20 MHz, MICROCONTROLLER, PQFP44
MF280C51-36R 8-BIT, MROM, 36 MHz, MICROCONTROLLER, PQFP44
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MP81 制造商:未知廠家 制造商全稱:未知廠家 功能描述:BRIDGE RECTIFIERS
MP810 制造商:GOOD-ARK 制造商全稱:GOOD-ARK Electronics 功能描述:SILICON BRIDGE RECTIFIERS
MP-810 制造商:JAMECO BENCHPRO 功能描述:4-Piece Plier/Cutter/Screwdrivers Set
MP8100 制造商:MPS 制造商全稱:Monolithic Power Systems 功能描述:Precision High-Side Current-Sense Amplifier
MP8100DS 制造商:MPS 制造商全稱:Monolithic Power Systems 功能描述:Precision High-Side Current-Sense Amplifier