- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98026 > MN89305 (PANASONIC CORP) 1024 X 768 PIXELS CRT OR FLAT PNL GRPH DSPL CTLR, PQFP144 PDF資料下載
參數(shù)資料
| 型號： | MN89305 |
| 廠商： | PANASONIC CORP |
| 元件分類： | 顯示控制器 |
| 英文描述： | 1024 X 768 PIXELS CRT OR FLAT PNL GRPH DSPL CTLR, PQFP144 |
| 封裝： | 20 X 20 MM, PLASTIC, LQFP-144 |
| 文件頁數(shù)： | 3/42頁 |
| 文件大?。?/td> | 444K |
| 代理商： | MN89305 |
第1頁第2頁當前第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁
LSIs for Display
MN89305
11
s Pin Descriptions (continued)
3) PCI Bus Related Pins
Pin Name
I/O
Level
Function
CLK
I
5 V TTL
PCI clock
PCI bus synchronization clock. A clock frequency of up to 33 MHz can be used.
AD[31 : 0]
I/O
5 V TTL
Address data bus
Time-division multiplexed PCI address and data bus.
C/BE[3 : 0]
#
I
5 V TTL
Command/Byte enable
During the address phase, these lines indicate the command which can be a
memory access, an I/O access, a configuration access, or a read/write operation.
During the data phase, these lines function as byte enable signals.
PAR
I/O
5 V TTL
Bus parity
Either the parity input or parity output at the read command.
FRAME
#
I
5 V TTL
Cycle frame
Indicates the period during which the data transfer is performed. The transfer
cycle starts when this input goes low, and the transfer completes at the next data
transfer when this input has become high.
IRDY
#
I
5 V TTL
Initiator ready
A single data phase completes on the cycle during which both IRDY# and TRDY#
are low.
TRDY
#
O
Target ready
A single data phase completes on the cycle during which both IRDY# and TRDY#
are low.
STOP
#
O
Stop
This signal is output when this IC stopped the currently executing data transfer
halfway.
IDSEL
I
5 V TTL
Initialization device select
Chip select signal of the configuration register. The configuration register can be
accessed when this signal is high. If the AD signal is used as IDSEL, we
recommend connecting AD24 through AD31.
DEVSEL
#
O
Device select
Outputs a low level when an access request to this IC is detected.
BIOSCS
#
O
BIOS chip select
Outputs a low level when accepting an access to the video BIOS.
相關PDF資料 |
PDF描述 |
|---|---|
| MN89306 | 800 X 600 PIXELS CRT OR FLAT PNL GRPH DSPL CTLR, PQFP128 |
| MP1322-017LF | 50 V, SILICON, PIN DIODE |
| MP4212 | 5 A, 60 V, 0.32 ohm, 2 CHANNEL, N AND P-CHANNEL, Si, POWER, MOSFET |
| MP4212 | 5 A, 60 V, 0.32 ohm, 4 CHANNEL, N AND P-CHANNEL, Si, POWER, MOSFET |
| MP6404 | 5 A, 60 V, 0.32 ohm, 6 CHANNEL, N AND P-CHANNEL, Si, POWER, MOSFET |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MN908 | 功能描述:消費電池與相機電池 6V 13000mAh Lantern RoHS:否 制造商:FDK Batteries 電池大小:CR1/3N 輸出電壓:3 V 容量:160 mAh 化學性質(zhì):Lithium 端接類型:Pressure Contacts 可再充電/不可再充電:Non-Rechargeable |
| MN9100 | 制造商:Duracell 功能描述:BATTERY N 1.5V MN9100 |
| MN9100B2PK | 制造商:Duracell 功能描述:Battery, Long-Life Alkaline; Size N; 1.5 Volts, 700 mAh, Pack of 2 制造商:Duracell 功能描述:1.5 Volt Alkaline Battery 制造商:Duracell 功能描述:BATTERY, ALKALINE MANGANESE DIOXIDE, 1.5V, LR1; Battery Size Code:N; Battery Voltage:1.5V; Battery Technology:Alkaline Manganese Dioxide; Battery Terminals:Raised Positive and Flat Negative; External Diameter:12mm; Weight:9g |
| MN9153 | 制造商:PCTEL 功能描述:ANTENNA UNIT |
| MN9155 | 制造商:PCTEL 功能描述:ANTENNA UNIT |
發(fā)布緊急采購，3分鐘左右您將得到回復。