- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69035 > MM908E625ACPEK (FREESCALE SEMICONDUCTOR INC) FLASH, 32 MHz, MICROCONTROLLER, PDSO54 PDF資料下載
參數(shù)資料
| 型號： | MM908E625ACPEK |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | FLASH, 32 MHz, MICROCONTROLLER, PDSO54 |
| 封裝： | 5.10 X 10.30 MM, 0.65 MM PITCH, LEAD FREE, SOIC-54 |
| 文件頁數(shù)： | 31/49頁 |
| 文件大小： | 965K |
| 代理商： | MM908E625ACPEK |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁當前第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁
Analog Integrated Circuit Device Data
Freescale Semiconductor
37
908E625
FUNCTIONAL DEVICE OPERATION
LOGIC COMMANDS AND REGISTERS
WATCHDOG
The watchdog function is only available in RUN mode. On
setting the AWDRE bit, watchdog functionality in RUN mode
is activated. Once this function is enabled, it is not possible to
disable it via software.
If the timer reaches end value and AWDRE is set, a
system reset is initiated. Operations of the watchdog function
cease in STOP mode. Normal operation will be continued
when the system is back to RUN mode.
To prevent a watchdog reset, the watchdog timeout
counter must be reset before it reaches the end value. This is
done by a write to the AWDRST bit in the AWDCTL Register.
PERIODIC INTERRUPT
Periodic interrupt is only available in STOP mode. It is
enabled by setting the AWDIE bit in the AWDCTL Register. If
AWDIE is set, the AWD wakes up the system after a fixed
period of time. This time period can be selected with bit
AWDR in the AWDCTL Register.
CYCLIC WAKE-UP
The cyclic wake-up feature is only available in STOP
mode. If this feature is enabled, the selected Hall-effect
sensor input pins are switched on and sensed. If a “1” is
detected on one of these inputs and the interrupt for the Hall-
effect sensors is enabled, a system wake-up is performed.
(Switch on main voltage regulator and assert IRQ_A to the
microcontroller).
AUTONOMOUS WATCHDOG CONTROL
REGISTER (AWDCTL)
Autonomous Watchdog Reset Bit (AWDRST)
This write-only bit resets the Autonomous Watchdog
timeout period. AWDRST always reads 0. Reset clears
AWDRST bit.
1 = Reset AWD and restart timeout period
0 = No effect
Autonomous Watchdog Reset Enable Bit (AWDRE)
This read/write bit enables resets on AWD timeouts. A
reset on the RST_A is only asserted when the device is in
RUN mode. AWDRE is one time setable (write once) after
each reset. Reset clears the AWDRE bit.
1 = Autonomous watchdog enabled
0 = Autonomous watchdog disabled
Autonomous Watchdog Interrupt Enable Bit (AWDIE)
This read/write bit enables CPU interrupts by the
Autonomous Watchdog timeout flag, AWFD. IRQ_A is only
asserted when the device is in STOP mode. Reset clears the
AWDIE bit.
1 = CPU interrupt requests from AWDF enabled
0 = CPU interrupt requests from AWDF disabled
Autonomous Watchdog Cyclic Check (AWDCC)
This read/write bit enables the cyclic check of the two pin
Hall-effect sensor and the analog inputs. Reset clears the
AWDCC bit.
1 = Cyclic check of the Hall-effect sensor and analog
port
0 = No cyclic check of the Hall-effect sensor and analog
port
Autonomous Watchdog Timeout Flag Bit (AWDF)
This read/write flag is set when the Autonomous
Watchdog has timed out. Clear AWDF by writing a Logic [1]
to AWDF. Clearing AWDF also resets the AWD counter and
starts a new timeout period. Reset clears the AWDF bit.
Writing a Logic [0] to AWDF has no effect.
1 = AWD has timed out
0 = AWD has not yet timed out
Autonomous Watchdog Rate Bit (AWDR)
This read/write bit selects the clock rate of the
Autonomous Watchdog. Reset clears the AWDR bit.
1 = Fast rate selected (10 ms)
0 = Slow rate selected (20 ms)
VOLTAGE REGULATOR
The 908E625 chip contains a low power, low drop voltage
regulator to provide internal power and external power for the
MCU. The on-chip regulator consist of two elements, the
main voltage regulator and the low voltage reset circuit.
The VDD regulator accepts a unregulated input supply and
provides a regulated VDD supply to all digital sections of the
device. The output of the regulator is also connected to the
VDD pin to provide the 5.0 V to the microcontroller.
RUN Mode
During RUN mode the main voltage regulator is on. It
provides a regulated supply to all digital sections.
Register Name and Address: AWDCTL - $0a
Bits
7
6
5
4
3
2
1
0
Read
00
0
AWDR
E
AWDI
E
AWDC
C
AWDF
AWD
R
Write
AWDRS
T
Reset
00
0
相關PDF資料 |
PDF描述 |
|---|---|
| MM908E630CVFC | MICROCONTROLLER, QCC44 |
| MN101CP66DBF | 8-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP84 |
| MN101CF66DBF | 8-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP84 |
| MN101CF66DAL | 8-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP80 |
| MN101CP66DAL | 8-BIT, OTPROM, 20 MHz, MICROCONTROLLER, PQFP80 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MM908E626 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Integrated Stepper Motor Driver with Embedded MCU and LIN Serial Communication |
| MM908E626AVDWB | 功能描述:馬達/運動/點火控制器和驅(qū)動器 QUADSTEPPER RoHS:否 制造商:STMicroelectronics 產(chǎn)品:Stepper Motor Controllers / Drivers 類型:2 Phase Stepper Motor Driver 工作電源電壓:8 V to 45 V 電源電流:0.5 mA 工作溫度:- 25 C to + 125 C 安裝風格:SMD/SMT 封裝 / 箱體:HTSSOP-28 封裝:Tube |
| MM908E626AVDWB/R2 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Integrated Stepper Motor Driver with Embedded MCU and LIN Serial Communication |
| MM908E626AVEK | 功能描述:馬達/運動/點火控制器和驅(qū)動器 QUADSTEPPER W/MCU RoHS:否 制造商:STMicroelectronics 產(chǎn)品:Stepper Motor Controllers / Drivers 類型:2 Phase Stepper Motor Driver 工作電源電壓:8 V to 45 V 電源電流:0.5 mA 工作溫度:- 25 C to + 125 C 安裝風格:SMD/SMT 封裝 / 箱體:HTSSOP-28 封裝:Tube |
| MM908E626AVPEK | 功能描述:8位微控制器 -MCU MCU + LIN + MOTOR DRIVER RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT |
發(fā)布緊急采購，3分鐘左右您將得到回復。