- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377981 > MM74HC4046SJ (FAIRCHILD SEMICONDUCTOR CORP) CMOS Phase Lock Loop PDF資料下載
參數(shù)資料
| 型號： | MM74HC4046SJ |
| 廠商： | FAIRCHILD SEMICONDUCTOR CORP |
| 元件分類： | XO, clock |
| 英文描述： | CMOS Phase Lock Loop |
| 中文描述： | PHASE LOCKED LOOP, 7 MHz, PDSO16 |
| 封裝： | 5.30 MM, EIAJ TYPE2, SOP-16 |
| 文件頁數(shù)： | 13/17頁 |
| 文件大?。?/td> | 250K |
| 代理商： | MM74HC4046SJ |
13
www.fairchildsemi.com
M
Detailed Circuit Description
(Continued)
If the VCO leads the signal then when the leading edge of
the VCO is seen the output of the phase comparator goes
LOW. This discharges the loop filter until the leading edge
of the signal is detected at which time the output 3-STATE
itself again. This has the effect of slowing down the VCO to
again make the rising edges of both waveform coincident.
When the PLL is out of lock the VCO will be running either
slower or faster than the signal input. If it is running slower
the phase detector will see more signal rising edges and so
the output of the phase comparator will be HIGH a majority
of the time, raising the VCO
’
s frequency. Conversely, if the
VCO is running faster than the signal the output of the
detector will be LOW most of the time and the VCO
’
s out-
put frequency will be decreased.
As one can see when the PLL is locked the output of phase
comparator II will be almost always 3-STATE except for
minor corrections at the leading edge of the waveforms.
When the detector is 3-STATE the phase pulse output is
HIGH. This output can be used to determine when the PLL
is in the locked condition.
This detector has several interesting characteristics. Over
the entire VCO frequency range there is no phase differ-
ence between the comparator input and the signal input.
The lock range of the PLL is the same as the capture
range. Minimal power is consumed in the loop filter since in
lock the detector output is a high impedance. Also when no
signal is present the detector will see only VCO leading
edges, and so the comparator output will stay LOW forcing
the VCO to f
MIN
operating frequency.
Phase comparator II is more susceptible to noise causing
the phase lock loop to unlock. If a noise pulse is seen on
the signal input, the comparator treats it as another positive
edge of the signal and will cause the output to go HIGH
until the VCO leading edge is seen, potentially for a whole
signal input period. This would cause the VCO to speed up
during that time. When using the phase comparator I the
output of that phase detector would be disturbed for only
the short duration of the noise spike and would cause less
upset.
PHASE COMPARATOR III
This comparator is a simple S-R Flip-Flop which can func-
tion as a phase comparator Figure 8. It has some similar
characteristics to the edge sensitive comparator. To see
how this detector works assume input pulses are applied to
the signal and comparator inputs as shown in Figure 9.
When the signal input leads the comparator input the flop is
set. This will charge up the loop filter and cause the VCO to
speed up, bringing the comparator into phase with the sig-
nal input. When using short pulses as input this comparator
behaves very similar to the second comparator. But one
can see that if the signal input is a long pulse, the output of
the comparator will be forced to a one no matter how many
comparator input pulses are received. Also if the VCO input
is a square wave (as it is) and the signal input is pulse then
the VCO will force the comparator output LOW much of the
time. Therefore it is ideal to condition the signal and com-
parator input to short pulses. This is most easily done by
using a series capacitor.
FIGURE 8. Phase Comparator III Logic Diagram
FIGURE 9. Typical Waveforms for Phase Comparator III
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MM74HC4046 | CMOS Phase Lock Loop |
| MM74HC4046M | CMOS Phase Lock Loop |
| MM74HC4046N | CMOS Phase Lock Loop |
| MM74HC4046NX | CMOS Phase Lock Loop |
| MM74HC4049MTCX | Hex Inverting Logic Level Down Converter . Hex Logic Level Down Converter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MM74HC4046SJ_Q | 功能描述:鎖相環(huán) - PLL CMOS Phase-Lkd Loop RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| MM74HC4046SJX | 功能描述:鎖相環(huán) - PLL CMOS Phase-Lkd Loop RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| MM74HC4049 | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Hex Inverting Logic Level Down Converter . Hex Logic Level Down Converter |
| MM74HC4049M | 功能描述:緩沖器和線路驅(qū)動器 Hex Inv Converter RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel |
| MM74HC4049M | 制造商:Fairchild Semiconductor Corporation 功能描述:74HC CMOS SMD 74HC4049 SOIC16 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。