
ML66525 Family User’s Manual
Chapter 14
External Interrupt Functions
14 - 7
14.3 EXINT0 to EXINT9 Interrupts
When a valid edge is input to each external interrupt input pin, the corresponding interrupt
request flag is set to “1”.
The interrupt request flags are located in interrupt request registers
0 to 3 (IRQ0 to IRQ3).
Interrupts can be enabled or disabled by the interrupt enable flag that corresponds to each pin
input.
The interrupt enable flags are located in interrupt enable registers 0 to 3 (IE0 to IE3).
Three levels of priority can be set with the interrupt priority setting flags that correspond to
each pin input.
The interrupt priority setting flags are located in interrupt priority control
registers 0, 2, 4 and 7 (IP0, IP2, IP4 and IP7).
Table 14-2 lists the vector addresses for each pin input of EXINT0 to 9 and the interrupt
processing flags.
*n (n = 1 to 12) in the table indicates the register in which each flag is allocated.
Table 14-2
EXINT0 to EXINT9 Vector Addresses and Interrupt Processing Flags
Priority level
Interrupt factor
Vector
address [H]
Interrupt
request
Interrupt
enable
1
0
EXINT0 pin input
(external interrupt 0)
000A
QINT0 *
1
EINT0 *
4
P1INT0
P0INT0 *
7
EXINT1 pin input
(external interrupt 1)
001C
QINT1 *
2
EINT1 *
5
P1INT1
P0INT1 *
8
EXINT2 pin input
(external interrupt 2)
001E
QINT2
EINT2
P1INT2
P0INT2
EXINT3 pin input
(external interrupt 3)
0020
QINT3
EINT3
P1INT3
P0INT3
EXINT4
(Vbus detect interrupt)
002A
QINT4 *
3
EINT4 *
6
P1INT4
P0INT4 *
9
EXINT5 (internal USB
controller interrupt)
002C
QINT5
EINT5
P1INT5
P0INT5
EXINT6
(Internal DMA controller
interrupt)
002E
QINT6
EINT6
P1INT6
P0INT6
EXINT7
(Internal Media controller
interrupt)
0030
QINT7
EINT7
P1INT7
P0INT7
EXINT8, 9
(External interrupts 8, 9)
0046
QINT8 *
10
EINT8 *
11
P1INT8
P0INT8 *
12
Symbols of registers that contain interrupt
processing flags
IRQ0 *
1
IRQ1 *
2
IRQ2 *
3
IRQ3 *
10
IE0
*
4
IE1
*
5
IE2
*
6
IE3
*
11
IP0
*
7
IP2
*
8
IP4
*
9
IP7
*
12
Reference page
15-12
15-13
15-14
15-15
15-17
15-18
15-19
15-20
15-22
15-23
15-25
15-28
For further details regarding interrupt processing, refer to Chapter 15, “Interrupt Processing
Functions”.