- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄39601 > MK74CG117BFT 100 MHz, OTHER CLOCK GENERATOR, PDSO48 PDF資料下載
參數(shù)資料
| 型號： | MK74CG117BFT |
| 元件分類： | 時鐘產(chǎn)生/分配 |
| 英文描述： | 100 MHz, OTHER CLOCK GENERATOR, PDSO48 |
| 封裝： | 0.300 INCH, SSOP-48 |
| 文件頁數(shù)： | 1/7頁 |
| 文件大?。?/td> | 157K |
| 代理商： | MK74CG117BFT |
MK74CG117B
MDS 74CG117B A
1
Revision 041604
Integrated Circuit Systems, Inc.
525 Race Street, San Jose, CA 95126
tel (408) 297-1201
www.icst.com
16 Output Low Skew Clock Generator
Description
The MK74CG117B is a monolithic CMOS high speed,
low-skew clock driver that includes an on-chip PLL.
Ideal for communications and other systems that
require a large number of high-speed clocks, the
unique combination of PLL and 16 low-skew outputs
can eliminate oscillators and low skew buffers from
systems.
The device has a number of built in multipliers, making
it possible to run from one inexpensive, low frequency
crystal, and produce high frequency clock outputs.
Another selection allows the chip to run as a divider,
dividing the input clock by two (or 4 using the mode
select).
The device also has a buffered reference output,
allowing multiple devices to be easily driven from one
clock source.
Features
48-pin SSOP (300 mil) package
On-chip PLL generates output clocks up to 100 MHz
from a simple crystal or clock input
16 low-skew outputs
Output skew less than 250 ps on rising edges
Ability to configure as
–16 clocks at full frequency
–12 at full and 4 at half frequency
–8 at full and 8 at half frequency
Tri-state mode for Output Enable function
3.3 V ±5% supply voltage
Industrial temperature version available
Block Diagram
Clock
Synthesis
and Mode
Select
Circuitry
S2:0
M1:0
REF
3
GND
VDD
Crystal
Ocsillator
X1/ICLK
X2
The crystal requires external capacitors for
accurate tuning of the clock
2
9
Crystal or
clock input
10
Clock 16
Clock 2
Clock 1
相關PDF資料 |
PDF描述 |
|---|---|
| MK74CG117FILFT | 100 MHz, OTHER CLOCK GENERATOR, PDSO48 |
| MK74CG117F | 100 MHz, OTHER CLOCK GENERATOR, PDSO48 |
| MK74CG117FLF | 100 MHz, OTHER CLOCK GENERATOR, PDSO48 |
| ML2037IP | DSP-NUM CONTROLLED OSCILLATOR, PDIP16 |
| ML40116-276 | SILICON, LOW BARRIER SCHOTTKY, KU BAND, MIXER DIODE |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MK74CG117BFTR | 功能描述:IC CLK GEN 16OUTPUT 48-SSOP RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標準包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時鐘 輸出:時鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應商設備封裝:* 包裝:* |
| MK74ZD133 | 制造商:ICS 制造商全稱:ICS 功能描述:PLL and 32-Output Clock Driver |
| MK74ZD133F | 制造商:ICS 制造商全稱:ICS 功能描述:PLL and 32-Output Clock Driver |
| MK74ZD133FT | 制造商:ICS 制造商全稱:ICS 功能描述:PLL and 32-Output Clock Driver |
| MK74ZD133Y | 制造商:ICS 制造商全稱:ICS 功能描述:PLL and 32-Output Clock Driver |
發(fā)布緊急采購，3分鐘左右您將得到回復。