- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄45332 > MK60N512VMD100R (FREESCALE SEMICONDUCTOR INC) FLASH, 100 MHz, RISC MICROCONTROLLER, PBGA144 PDF資料下載
參數(shù)資料
| 型號(hào)： | MK60N512VMD100R |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | FLASH, 100 MHz, RISC MICROCONTROLLER, PBGA144 |
| 封裝： | 13 X 13 MM, MAPBGA-144 |
| 文件頁(yè)數(shù)： | 36/76頁(yè) |
| 文件大?。?/td> | 1862K |
| 代理商： | MK60N512VMD100R |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)當(dāng)前第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)
Table 24. 16-bit ADC operating conditions (continued)
Symbol
Description
Conditions
Min.
Max.
Unit
Notes
Crate
ADC conversion
rate
≤13
bit modes
No ADC hardware
averaging
Continuous
conversions enabled
Peripheral clock =
50MHz
18.484
—
818.330
Ksps
Crate
ADC conversion
rate
16 bit modes
No ADC hardware
averaging
Continuous
conversions enabled
Peripheral clock =
50MHz
37.037
—
361.402
Ksps
1. Typical values assume VDDA = 3.0 V, Temp = 25°C, fADCK = 1.0 MHz unless otherwise stated. Typical values are for
reference only and are not tested in production.
2. DC potential difference.
3. This resistance is external to MCU. The analog source resistance should be kept as low as possible in order to achieve the
best results. The results in this datasheet were derived from a system which has <8 Ω analog source resistance. The RAS/
CAS time constant should be kept to <1ns.
4. In order to use the maximum ADC conversion clock frequency ADHSC bit should be set and the ADLPC should be clear.
5. In order to use the maximum ADC conversion clock frequency ADHSC bit should be set and the ADLPC should be clear.
6. For guidelines and examples of conversion rate calculation please download the ADC calculator tool http://
cache.freescale.com/files/soft_dev_tools/software/app_software/converters/ADC_CALCULATOR_CNV.zip?fpsp=1
7. For guidelines and examples of conversion rate calculation please download the ADC calculator tool http://
cache.freescale.com/files/soft_dev_tools/software/app_software/converters/ADC_CALCULATOR_CNV.zip?fpsp=1
Peripheral operating requirements and behaviors
K60 Sub-Family Data Sheet Data Sheet, Rev. 4, 3/2011.
Freescale Semiconductor, Inc.
Preliminary
41
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MK60X256VLQ100R | FLASH, 100 MHz, RISC MICROCONTROLLER, PQFP144 |
| MK60N512VMC100 | FLASH, 100 MHz, RISC MICROCONTROLLER, PBGA121 |
| MK60N256VMC100 | FLASH, 100 MHz, RISC MICROCONTROLLER, PBGA121 |
| MK68901P05 | MULTIFUNCTION PERIPHERAL, CDIP48 |
| MK68901N04 | MULTIFUNCTION PERIPHERAL, PDIP48 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MK60R4F-R52 | 功能描述:金屬膜電阻器 - 透孔 1/4watt 6.4ohm 1% RoHS:否 制造商:IRC 電阻:63.4 kOhms 容差:1 % 功率額定值:100 mW 電壓額定值:200 V 溫度系數(shù):100 PPM / C 端接類型:Axial 工作溫度范圍: 尺寸:2.3 mm Dia. x 6.4 mm L 封裝:Bulk |
| MK60X256VLL100 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:K60 Sub-Family Data Sheet |
| MK60X256VLQ100 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Up to 100 MHz ARM Cortex-M4 core with DSP instructions delivering 1.25 Dhrystone MIPS per MHz |
| MK60X256VMD100 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Up to 100 MHz ARM Cortex-M4 core with DSP instructions delivering 1.25 Dhrystone MIPS per MHz |
| MK6116LN-15 | 制造商:STME 功能描述: 制造商:STMicroelectronics 功能描述: 制造商:STMicroelectronics 功能描述:2K X 8 STANDARD SRAM, 150 ns, PDIP24 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。