- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45330 > MK30N512VLQ100R (FREESCALE SEMICONDUCTOR INC) 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PQFP144 PDF資料下載
參數(shù)資料
| 型號(hào)： | MK30N512VLQ100R |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PQFP144 |
| 封裝： | 20 X 20 MM, LQFP-144 |
| 文件頁數(shù)： | 44/72頁 |
| 文件大?。?/td> | 1847K |
| 代理商： | MK30N512VLQ100R |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁當(dāng)前第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁
6.6.3.2 12-bit DAC operating behaviors
Table 30. 12-bit DAC operating behaviors
Symbol
Description
Min.
Typ.
Max.
Unit
Notes
IDDA_DACLP Supply current — low-power mode
—
150
μA
IDDA_DACH
P
Supply current — high-speed mode
—
700
μA
tDACLP
Full-scale settling time (0x080 to 0xF7F) — low-
power mode
—
100
200
μs
tDACHP
Full-scale settling time (0x080 to 0xF7F) — high-
power mode
—
15
30
μs
tCCDACLP Code-to-code settling time (0xBF8 to 0xC08) —
low-power mode
—
5
μs
tCCDACHP Code-to-code settling time (0xBF8 to 0xC08) —
high-speed mode
1
TBD
—
μs
Vdacoutl
DAC output voltage range low — high-speed
mode, no load, DAC set to 0x000
—
100
TBD
mV
Vdacouth
DAC output voltage range high — high-speed
mode, no load, DAC set to 0xFFF
VDACR
100
—
VDACR
mV
INL
Integral non-linearity error — high speed mode
—
±8
LSB
DNL
Differential non-linearity error — VDACR > 2 V
—
±1
LSB
DNL
Differential non-linearity error — VDACR =
VREFO (1.15 V)
—
±1
LSB
VOFFSET
Offset error
±0.4
—
±0.8
%FSR
EG
Gain error
±0.1
—
±0.6
%FSR
PSRR
Power supply rejection ratio, VDDA > = 2.4 V
60
90
dB
TCO
Temperature coefficient offset voltage
—
TBD
—
μV/C
TGE
Temperature coefficient gain error
—
TBD
—
ppm of
FSR/C
AC
Offset aging coefficient
—
TBD
μV/yr
Rop
Output resistance load = 3 kΩ
—
250
Ω
SR
Slew rate -80h→ F7Fh→ 80h
High power (SPHP)
Low power (SPLP)
1.2
0.05
1.7
0.12
—
V/μs
CT
Channel to channel cross talk
—
-80
dB
BW
3dB bandwidth
High power (SPHP)
Low power (SPLP)
550
40
—
kHz
1. Settling within ±1 LSB
2. The INL is measured for 0+100mV to VDACR100 mV
3. The DNL is measured for 0+100 mV to VDACR100 mV
4. The DNL is measured for 0+100mV to VDACR100 mV with VDDA > 2.4V
Peripheral operating requirements and behaviors
K30 Sub-Family Data Sheet Data Sheet, Rev. 4, 3/2011.
Freescale Semiconductor, Inc.
Preliminary
49
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MK3200G | 0.032768 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| MK3200S | 0.032768 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| MK3200GLF | 0.032768 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| MK3200SI | 0.032768 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| MK3712DTR | 27 MHz, OTHER CLOCK GENERATOR, PDSO8 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MK30N512VMB100 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:K30P81M100SF2 |
| MK30N512VMC100 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Up to 100 MHz ARM Cortex-M4 core with DSP instructions delivering 1.25 Dhrystone MIPS per MHz |
| MK30N512VMD100 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:K30 Sub-Family Data Sheet |
| MK30N512VML100 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:K30 Sub-Family Data Sheet |
| MK30R1F | 制造商:Ohmite Mfg Co 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。