參數(shù)資料
型號: MK2308S-1HLFT
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: 時(shí)鐘及定時(shí)
英文描述: 2308 SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16
封裝: 0.150 INCH, LEAD FREE, SOIC-16
文件頁數(shù): 4/7頁
文件大?。?/td> 174K
代理商: MK2308S-1HLFT
3.3 VOLT ZERO DELAY, LOW SKEW BUFFER
MDS 2308-1H C
4
Revision 020905
In te gr ated Circuit Systems 525 Ra ce Street, San Jose, CA 9512 6 tel (4 08) 297-1 201 www.icst.com
MK2308-1H
AC Electrical Characteristics
VDD = 3.3 V ±10%, Ambient Temperature -40 to +85
°C (Industrial), 0 to 70°C (Commercial)
Note 1: With CLKIN = 100 MHz, FBIN to CLKA4, all outputs at 100 MHz
Note 2: When there is no clock signal present at CLKIN, the MK2308-1H will enter power down mode. The
PLL is stopped and the outputs are tri-state.
Note 3: With VDD at a steady rate and valid clocks at CLKIN and FBIN
Thermal Characteristics 16TSSOP
Output High Voltage,
CMOS level
VOH
IOH = -4 mA
VDD-0.4
V
Operating Supply Current
IDD
No Load, S2 = 1, S1 = 1,
Note 1
70
mA
Power Down Supply
Current
IDDPD
CLKIN = 0, S2 = 0, S1 = 1
12
A
CLKIN = 0, Note 2
12
A
Short Circuit Current
IOS
Each output
±70
mA
Input Capacitance
CIN
S2, S1, FBIN
5
pF
Parameter
Symbol
Conditions
Min.
Typ.
Max.
Units
Parameter
Symbol
Conditions
Min.
Typ. Max. Units
Input Clock Frequency
fIN
See table on page 2
10
133
MHz
Output Clock Frequency
See table on page 2
10
133
MHz
Output Rise Time
tOR
0.8 to 2.0V, CL=30pF
1.5
ns
Output Fall Time
tOF
2.0 to 0.8V, CL=30pF
1.25
ns
Output Clock Duty Cycle
tDC
measured at VDD/2
45
50
55
%
Device to Device Skew
rising edges at VDD/2
700
ps
Output to Output Skew
rising edges at VDD/2
200
ps
Input to Output Skew
rising edges at VDD/2, FBIN to
CLKA4, S1 = 1, S0 = 1, Note 1
±250
ps
Maximum Absolute JItter
CL=15 pF, measured at 66.67M
130
ps
Cycle to Cycle Jitter
CL=30 pF, measured at 66.67M
200
ps
CL=15 pF, measured at 66.67M
200
ps
CL=15 pF, measured at 133.33M
100
ps
PLL Lock Time
Note 3
1.0
ms
Parameter
Symbol
Conditions
Min.
Typ.
Max.
Units
Thermal Resistance Junction to
Ambient
θ
JA
Still air
78
°C/W
θ
JA
1 m/s air flow
70
°C/W
θ
JA
3 m/s air flow
68
°C/W
Thermal Resistance Junction to Case
θ
JC
37
°C/W
相關(guān)PDF資料
PDF描述
MK2308G-1HLFT 2308 SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16
MK2308S-1LFT 2308 SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16
MK2308S-1T 2308 SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16
MK2308S-1IT 2308 SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16
MK2745-24SILF PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MK2308S-1HLFTR 功能描述:時(shí)鐘緩沖器 3.3 VOLT ZERO DELAY, LOW SKEW BUFFER RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲(最大值): 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel
MK2308S-1HTR 功能描述:IC PLL ZD BUFFER HS 16-SOIC RoHS:否 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時(shí)鐘 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:*
MK2308S-1I 功能描述:IC PLL ZD BUFFER HS 16-SOIC RoHS:否 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:- 類型:PLL 時(shí)鐘發(fā)生器 PLL:帶旁路 輸入:LVCMOS,LVPECL 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:2:11 差分 - 輸入:輸出:是/無 頻率 - 最大:240MHz 除法器/乘法器:是/無 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:32-LQFP 供應(yīng)商設(shè)備封裝:32-TQFP(7x7) 包裝:帶卷 (TR)
MK2308S-1IT 制造商:ICS 制造商全稱:ICS 功能描述:3.3 VOLT ZERO DELAY, LOW SKEW BUFFER
MK2308S-1ITR 功能描述:IC PLL ZD BUFFER HS 16-SOIC RoHS:否 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:- 類型:PLL 時(shí)鐘發(fā)生器 PLL:帶旁路 輸入:LVCMOS,LVPECL 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:2:11 差分 - 輸入:輸出:是/無 頻率 - 最大:240MHz 除法器/乘法器:是/無 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:32-LQFP 供應(yīng)商設(shè)備封裝:32-TQFP(7x7) 包裝:帶卷 (TR)