- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45328 > MK1492-02R (INTEGRATED DEVICE TECHNOLOGY INC) 75 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO28 PDF資料下載
參數(shù)資料
| 型號(hào)： | MK1492-02R |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時(shí)鐘產(chǎn)生/分配 |
| 英文描述： | 75 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO28 |
| 封裝： | 0.150 INCH, SSOP-28 |
| 文件頁(yè)數(shù)： | 2/7頁(yè) |
| 文件大?。?/td> | 70K |
| 代理商： | MK1492-02R |
MK1492-02
Intel Mobile/SDRAM Clock Source
MDS1492-02E
2
Revision 2028
Printed 2/2/98
MicroClock Division of ICS1271 Parkmoor Ave.San JoseCA95126(408)295-9800tel(408)295-9818fax
PRELIMINARY INFORMATION
ICRO
CLOCK
Pin #
Name
Type Description
1, 20, 26
VDD
P
Connect to +3.3V. Must be same voltage on all pins.
2
XI
I
Crystal connection. Connect to a 14.31818 MHz crystal or input clock.
3
XO
O
Crystal connection. Connect to a 14.31818 MHz crystal, or leave unconnected for clock.
4, 11, 17, 23
GND
P
Connect to Ground.
5
14.3(OE)
O/TI 14.318 MHz output. Amplitude matches VDD. Tri-State input control for all clocks.
6
SDCLK
I
I C Serial Port Clock
7
SDATA
I
I C Serial Port Data
8, 10
HOST 1,2
O
Host Output Clocks 1, 2. Amplitude matches VDD
. Auto adjusts for low skew at 2.5 V.
9, 14
VDD
P
Connect to CPU VDD supply (3.3V or 2.5V).
12, 13, 18
HOST 3,4,5,7
O
Host Output Clocks. HOST7,8 enabled by DS input per table above.
15
CPUS#
TI
CPU Stop power down control; defined in table above. Signal connection on page 7.
16
PCISTP#
TI
PCI Stop power down control; defined in table above. Signal connection on page 7.
19
HOST6,8(DS)
I/O
Host Output Clock and DS input. HOST7,8 enabled by DS input per table above.
21
48M/24M(SEL0)
I/O
Fixed frequency clock and fixed frequency select input per table above.
22
PCIF(LE)
I/O
PCI Output clock that continues to run in PCI STOP mode. Low EMI enable input.
24
PCI(FS)
I/O
PCI Output clock, and CPU Frequency Select input. See PCIF and PCI tables above.
25
PCI(SEL1)
O/TI PCI Output clock, andSEL1 Select input. See PCIF and F1 tables above.
27
PCI(CSSS)
I/O
PCI output clock and CPU slow or stop mode select input per table above.
28
F1(PEN)
O/TI F1 clock output and PCIF Enable input.
Pin Descriptions
Host/PCI Frequency Select Table
Pin Assignment
1
8
9
2
3
4
5
6
7
10
11
12
13
14
16
15
20
17
18
19
25
24
23
22
21
26
27
28
VDDHOST1,2
SDATA
SDCLK
XO
VDD
14.3(OE)
HOST2
HOST1
XI
GND
VDDHOST3,4
GND
HOST4
HOST3
HOST1,2 or 3,4
48M/24M Frequency
Select Table (MHz)
Power Down Control Table
PCISTP# CPUS# CSSS
MODE
HOST3:8
HOST1,2 PCI
PCIF 48/24 14.3 DESCRIPTION
1
X
ON
ON All Clocks On.
0
1 or M
X
PCI STOP
U
LOW
U
PCI Outputs synchronously enter and leave low state .
X
M
0
CPU SLOW
33MHz
33 MHz
U
16.6M ON
ON Host smooth transition to/from 33 MHz.
X
M
1
CPU STOP
ON
LOW
U
ON
ON Host Outputs synchronously enter and leave low state.
X
0
X
Power Down
LOW
LOW LOW LOW LOW All outputs low. PLLs and Oscillator off.
M
X
PLL STOP
LOW
LOW LOW LOW
ON Oscillator on. PLLs off.
OE
ALL CLOCK OUTPUTS
0
TRISTATED
M, 1
ENABLED
Output Enable Control Table
SEL0
48M/24M
0
24.0
1
48.0
EMI Control
LE
Low EMI
0
ON
1
OFF
HOST1,2
Key: I = Input, TI = tri-level input, O = Output, P = Power supply connection, I/O = Input on power up, becomes an Output after 10ms
SEL1
F1
0
PCI
M
14.318
1
24.0
F1 Frequency Select
VDD
PCIF(LE)
GND
VDD
F1(PEN)
HOST6,8(DS)
48M/24M(SEL0)
PCI(CSSS)
PCI(SEL1)
CPUS#
HOST5,7
PCISTP#
GND
PCI(FS)
PEN
Pin 25
Pin 24
0
PCI
M
PCI
PCIF
1
PCIF
PCIF Enable Control
Key: 1 = connected to VDD, 0 = connected to ground, M = VDD/2, X = any valid logic level, U = unchanged (not affected) from previous state.
Combination Input/Outputs should be connected to VDD or Ground through a 10 k
resistor as shown on page 7.
OE=M
OE=1
CPUS#
CSSS
FS
HOST
1
X
0
60.0
50.0
1
X
1
66.66
75.0
M
0
X
33.33
DS
HOST7,8
0
ENABLED
1
TRISTATED
HOST7,8 Enable
2
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MK1492-02RTRLF | 75 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO28 |
| MK1492-02RLF | 75 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO28 |
| MK1492-04RTRLF | 75 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO28 |
| MK1492-04RTR | 75 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO28 |
| MK1492-04R | 75 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO28 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MK1492-03R | 功能描述:時(shí)鐘驅(qū)動(dòng)器及分配 INTEL MOBILE/SDRAM CLOCK SOURCE RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel |
| MK1492-03RTR | 功能描述:IC CLK SRC MOBILE/SDRAM 28-QSOP RoHS:否 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:28 系列:- 類型:時(shí)鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務(wù)器 輸入:時(shí)鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無(wú)/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP （0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:64-TSSOP 包裝:管件 |
| MK1493-01 | 制造商:ICS 制造商全稱:ICS 功能描述:PCI Clock Generator |
| MK1493-01G | 制造商:ICS 制造商全稱:ICS 功能描述:PCI Clock Generator |
| MK1493-01GTR | 制造商:ICS 制造商全稱:ICS 功能描述:PCI Clock Generator |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。