- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45386 > MD83C154CXXX-L16/883D (TEMIC SEMICONDUCTORS) 8-BIT, MROM, 16 MHz, MICROCONTROLLER, CDIP40 PDF資料下載
參數(shù)資料
| 型號： | MD83C154CXXX-L16/883D |
| 廠商： | TEMIC SEMICONDUCTORS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 16 MHz, MICROCONTROLLER, CDIP40 |
| 文件頁數(shù)： | 17/232頁 |
| 文件大小： | 61013K |
| 代理商： | MD83C154CXXX-L16/883D |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁
113
ATtiny25/45/85 [DATASHEET]
2586Q–AVR–08/2013
Since the clock also increments the counter, a counter overflow can be used to indicate that the transfer is com-
pleted. The clock is generated by the master by toggling the USCK pin via the PORTB register.
The data direction is not given by the physical layer. A protocol, like the one used by the TWI-bus, must be imple-
mented to control the data flow.
Figure 15-5. Two-wire Mode, Typical Timing Diagram
Referring to the timing diagram (Figure 15-5), a bus transfer involves the following steps:
1.
The start condition is generated by the master by forcing the SDA low line while keeping the SCL line high
(A). SDA can be forced low either by writing a zero to bit 7 of the USI Data Register, or by setting the cor-
responding bit in the PORTB register to zero. Note that the Data Direction Register bit must be set to one
for the output to be enabled. The start detector logic of the slave device (see Figure 15-6 on page 114)
detects the start condition and sets the USISIF Flag. The flag can generate an interrupt if necessary.
2.
In addition, the start detector will hold the SCL line low after the master has forced a negative edge on this
line (B). This allows the slave to wake up from sleep or complete other tasks before setting up the USI
Data Register to receive the address. This is done by clearing the start condition flag and resetting the
counter.
3.
The master set the first bit to be transferred and releases the SCL line (C). The slave samples the data
and shifts it into the USI Data Register at the positive edge of the SCL clock.
4.
After eight bits containing slave address and data direction (read or write) have been transferred, the
slave counter overflows and the SCL line is forced low (D). If the slave is not the one the master has
addressed, it releases the SCL line and waits for a new start condition.
5.
When the slave is addressed, it holds the SDA line low during the acknowledgment cycle before holding
the SCL line low again (i.e., the USI Counter Register must be set to 14 before releasing SCL at (D)).
Depending on the R/W bit the master or slave enables its output. If the bit is set, a master read operation
is in progress (i.e., the slave drives the SDA line) The slave can hold the SCL line low after the acknowl-
edge (E).
6.
Multiple bytes can now be transmitted, all in same direction, until a stop condition is given by the master
(F), or a new start condition is given.
If the slave is not able to receive more data it does not acknowledge the data byte it has last received. When the
master does a read operation it must terminate the operation by forcing the acknowledge bit low after the last byte
transmitted.
15.3.5
Start Condition Detector
The start condition detector is shown in Figure 15-6. The SDA line is delayed (in the range of 50 to 300 ns) to
ensure valid sampling of the SCL line. The start condition detector is only enabled in two-wire mode.
P
S
ADDRESS
1 - 7
8
9
R/W
ACK
1 - 8
9
DATA
ACK
1 - 8
9
DATA
SDA
SCL
A
B
D
E
C
F
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MD83C154XXX-16P883D | 8-BIT, MROM, 16 MHz, MICROCONTROLLER, CDIP40 |
| MR80C154-L16/883 | 8-BIT, 16 MHz, MICROCONTROLLER, CQCC44 |
| MR83C154TXXX-16/883 | 8-BIT, MROM, 16 MHz, MICROCONTROLLER, CQCC44 |
| MR83C154TXXX-20/883 | 8-BIT, MROM, 20 MHz, MICROCONTROLLER, CQCC44 |
| MR80C154-25P883 | 8-BIT, 25 MHz, MICROCONTROLLER, CQCC44 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MD83C154-L16 | 制造商:TEMIC 制造商全稱:TEMIC Semiconductors 功能描述:CMOS 0 to 36 MHz Single Chip 8-bit Microcontroller |
| MD83C154T-12 | 制造商:TEMIC 制造商全稱:TEMIC Semiconductors 功能描述:CMOS 0 to 36 MHz Single Chip 8-bit Microcontroller |
| MD83C154T-16 | 制造商:TEMIC 制造商全稱:TEMIC Semiconductors 功能描述:CMOS 0 to 36 MHz Single Chip 8-bit Microcontroller |
| MD83C154T-20 | 制造商:TEMIC 制造商全稱:TEMIC Semiconductors 功能描述:CMOS 0 to 36 MHz Single Chip 8-bit Microcontroller |
| MD83C154T-25 | 制造商:TEMIC 制造商全稱:TEMIC Semiconductors 功能描述:CMOS 0 to 36 MHz Single Chip 8-bit Microcontroller |
發(fā)布緊急采購，3分鐘左右您將得到回復。