- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67993 > MD82C55A-5/B (INTERSIL CORP) 24 I/O, PIA-GENERAL PURPOSE, CDIP40 PDF資料下載
參數(shù)資料
| 型號： | MD82C55A-5/B |
| 廠商： | INTERSIL CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 24 I/O, PIA-GENERAL PURPOSE, CDIP40 |
| 封裝： | FRIT SEALED, CERDIP-40 |
| 文件頁數(shù)： | 26/26頁 |
| 文件大?。?/td> | 581K |
| 代理商： | MD82C55A-5/B |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當(dāng)前第26頁
9
INTR (Interrupt Request)
A “high” on this output can be used to interrupt the CPU
when and input device is requesting service. INTR is set by
the condition: STB is a “one”, IBF is a “one” and INTE is a
“one”. It is reset by the falling edge of RD. This procedure
allows an input device to request service from the CPU by
simply strobing its data into the port.
INTE A
Controlled by bit set/reset of PC4.
INTE B
Controlled by bit set/reset of PC2.
Output Control Signal Definition
(Figure 8 and 9)
OBF - Output Buffer Full F/F). The OBF output will go “l(fā)ow”
to indicate that the CPU has written data out to be specified
port. This does not mean valid data is sent out of the part at
this time since OBF can go true before data is available.
Data is guaranteed valid at the rising edge of OBF, (See
Note 1). The OBF F/F will be set by the rising edge of the
WR input and reset by ACK input being low.
ACK - Acknowledge Input). A “l(fā)ow” on this input informs the
82C55A that the data from Port A or Port B is ready to be
accepted. In essence, a response from the peripheral device
indicating that it is ready to accept data, (See Note 1).
INTR - (Interrupt Request). A “high” on this output can be
used to interrupt the CPU when an output device has
accepted data transmitted by the CPU. INTR is set when
ACK is a “one”, OBF is a “one” and INTE is a “one”. It is reset
by the falling edge of WR.
INTE A
Controlled by Bit Set/Reset of PC6.
INTE B
Controlled by Bit Set/Reset of PC2.
NOTE:
1. To strobe data into the peripheral device, the user must operate
the strobe line in a hand shaking mode. The user needs to send
OBF to the peripheral device, generates an ACK from the pe-
ripheral device and then latch data into the peripheral device on
the rising edge of OBF.
FIGURE 7. MODE 1 (STROBED INPUT)
tST
STB
INTR
RD
INPUT FROM
IBF
PERIPHERAL
tSIB
tSIT
tPH
tPS
tRIT
tRIB
FIGURE 8. MODE 1 OUTPUT
1
D7
0
D6
1
D5
1
D4
1/0
D3 D2 D1 D0
CONTROL WORD
MODE 1 (PORT A)
PC7
8
ACKA
PC6
PA7-PA0
OBFA
INTRA
PC3
PC4, PC5
2
WR
PC4, PC5
1 = INPUT
0 = OUTPUT
1
D7 D6 D5 D4 D3 D2 D1 D0
CONTROL WORD
MODE 1 (PORT B)
PC1
8
ACKB
PC2
INTE
B
PB7-PB0
OBFB
INTRB
PC0
WR
10
INTE
A
82C55A
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MR82C55A-5/B | 24 I/O, PIA-GENERAL PURPOSE, CQCC44 |
| MR82C55A/B | 24 I/O, PIA-GENERAL PURPOSE, CQCC44 |
| MD82C59A-5/B | 80C86; 80C88; 80C286; 8080; 8085; 8086; 8088; 80286; NSC800 COMPATIBLE, INTERRUPT CONTROLLER, CDIP28 |
| MR82C59A/B | 80C86; 80C88; 80C286; 8080; 8085; 8086; 8088; 80286; NSC800 COMPATIBLE, INTERRUPT CONTROLLER, CQCC28 |
| MD82C59A-12/B | 80C86; 80C88; 80C286; 8080; 8085; 8086; 8088; 80286; NSC800 COMPATIBLE, INTERRUPT CONTROLLER, CDIP28 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MD82C55AB | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Programmable Peripheral Interface |
| MD82C55B | 制造商:HARRIS 制造商全稱:HARRIS 功能描述:CMOS Programmable Peripheral Interface |
| MD82C59A | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Priority Interrupt Controller |
| MD82C59A WAF | 制造商:Harris Corporation 功能描述: |
| MD82C59A/7 | 制造商:Intersil Corporation 功能描述:PRIORITY INTERRUPT CONTROLLER, THIN EPI - Rail/Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。