- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄25639 > MD80C52CXXX-16SCD (ATMEL CORP) 8-BIT, MROM, 16 MHz, MICROCONTROLLER, CDIP40 PDF資料下載
參數(shù)資料
| 型號： | MD80C52CXXX-16SCD |
| 廠商： | ATMEL CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 16 MHz, MICROCONTROLLER, CDIP40 |
| 封裝： | 0.600 INCH, CERAMIC, DIP-40 |
| 文件頁數(shù)： | 73/80頁 |
| 文件大?。?/td> | 5152K |
| 代理商： | MD80C52CXXX-16SCD |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁當前第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁
273
XMEGA A [MANUAL]
8077I–AVR–11/2012
These bits select EBI interface mode and the number of ports that should be enabled and overridden for EBI, according
Table 24-10. EBI mode.
24.9.2 SDRAMCTRLA – SDRAM Control register A
Bit 7:4 – Reserved
These bits are unused and reserved for future use.
Bit 3 – SDCAS: SDRAM CAS Latency
This bit sets the CAS latency as a number of ClkPER2 cycles. By default this bit is zero and the CAS latency is two ClkPER2
cycles. When this bit is set to one, the CAS latency is three ClkPER2 cycles.
Table 24-11. SDRAM CAS latency.
Bit 2 – SDROW: SDRAM Row Bits
This bit sets the number of row bits used for the connected SDRAM. By default this bit is zero, and the row bit setting is
set to 11 row bits. When this bit is set to one, the row bit setting is set to 12 row bits.
Table 24-12. SDRAM row bits.
Bit 1:0 – SDCOL[1:0]: SDRAM Column Bits
These bits select the number of column bits that are used for the connected SDRAM according to table. Table 24-13.
IFMODE[1:0]
Group Configuration
Description
00
DISABLED
EBI disabled
01
3PORT
EBI enabled with three-port interface
10
-
Reserved
11
2PORT
EBI enabled with two-port interface
Bit
7
6
5
4
3
2
1
0
+0x01
–
SDCAS
SDROW
SDCOL[1:0]
Read/Write
R
R/W
Initial Value
0
SDROW
Group configuration
Description
0
2CLK
2 ClkPER2 cycles delay
1
3CLK
3 ClkPER2 cycles delay
SDROW
Group configuration
Description
0
11BIT
11 row bits
1
12BIT
12 row bits
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MQ80C52TXXX-25SCR | 8-BIT, MROM, 25 MHz, MICROCONTROLLER, CQFP44 |
| MQ80C52CXXX-30/883D | 8-BIT, MROM, 30 MHz, MICROCONTROLLER, CQFP44 |
| MR83C154XXX-25P883 | 8-BIT, MROM, 25 MHz, MICROCONTROLLER, CQCC44 |
| MS80C51-12D | 8-BIT, MROM, 12 MHz, MICROCONTROLLER, PQCC44 |
| MT80C51T-16R | 8-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP44 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MD80C86 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS 16-Bit Microprocessor |
| MD80C862 | 制造商:Intel 功能描述:PROCESSOR:MICRO-PROCESSOR |
| MD80C86-2 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS 16-Bit Microprocessor |
| MD80C86-2/883 | 制造商:Intersil Corporation 功能描述:MPU 16BIT CMOS 8MHZ 40CDIP - Rail/Tube 制造商:Rochester Electronics LLC 功能描述:CPU 16BILT 5V CMOS 8MHZ 40CDIP - Bulk |
| MD80C86-2/B | 制造商:Intersil Corporation 功能描述:MPU 16BIT CMOS 8MHZ 40CDIP - Rail/Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復。