- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16759 > MCZ33742EG (Freescale Semiconductor)IC SYSTEM BASIS CHIP CAN 28-SOIC PDF資料下載
參數(shù)資料
| 型號： | MCZ33742EG |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 38/71頁 |
| 文件大小： | 0K |
| 描述： | IC SYSTEM BASIS CHIP CAN 28-SOIC |
| 標準包裝： | 26 |
| 應用： | 自動 |
| 電流 - 電源： | 42mA |
| 電源電壓： | 5.5 V ~ 18 V |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 28-SOIC（0.295"，7.50mm 寬） |
| 供應商設備封裝： | 28-SOIC W |
| 包裝： | 管件 |
| 產(chǎn)品目錄頁面： | 808 (CN2011-ZH PDF) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁當前第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁
Analog Integrated Circuit Device Data
Freescale Semiconductor
43
33742
FUNCTIONAL DEVICE OPERATION
OPERATIONAL MODES
In the recessive state the failure detection to GND or VSUP is possible. However, it is impossible to distinguish which bus line,
CANL or CANH, is shorted to GND or VSUP. In the dominant state, the complete diagnostic is possible once the driver is turned
on.
CAN BUS FAILURE REPORTING
CANL bus line failures (for example, CANL short to GND) is reported in the SPI register TIM1/2. CANH bus line (for example,
CANH short to VSUP) is reported in the LPC register.
In addition CAN-F and CAN-UF bits in the CAN register indicate that a CAN bus failure has been detected.
NON-IDENTIFIED AND FULLY IDENTIFIED BUS FAILURES
As indicated in Table 11, page 42, when the bus is in a recessive state it is possible to detect an error condition; however, is
it not possible to fully identify the specific error. This is called “non-identified” or “under-acquisition” bus failure. If there is no
communication (i.e., bus idle), it is still possible to warn the MCU that the SBC has started to detect a bus failure.
In the CAN register, bits D2 and D1 (CAN-F and CAN-UF, respectively) are used to signal bus failure. Bit D2 reports a bus
failure and bit D1 indicates if the failure is identified or not (bit D1 is set to logic [1} if the error is not identified).
When the detection mechanism is fully operating any bus error will be detected and reported in the TIM1/2 and LPC registers
and bit D1 will be reset to logic [0].
NUMBER OF SAMPLES FOR PROPER FAILURE DETECTION
The failure detector requires at least one cycle of recessive and dominant state to properly recognize the bus failure. The error
will be fully detected after five cycles of recessive-dominant states. As long as the failure detection circuitry has not detected the
same error for five recessive-dominant cycles, the bit “non-identified failure” (CAN-UF) will be set.
RXD PERMANENT RECESSIVE FAILURE
The purpose of this detection mechanism is to diagnose an external hardware failure at the RXD output pin and to ensure that
a permanent failure at the RXD pin does not disturb network communication.In the event RXD is shorted to a permanent high
level signal (i.e., 5.0 V), the CAN protocol module within the MCU cannot receive any incoming message. Additionally, the CAN
protocol module cannot distinguish the bus idle state and could start communication at any time. To prevent this, an RXD failure
detection, as illustrated in Figure 25 and explained below, is necessary.
Figure 25. RXD Path and RXD Permanent Recessive Detection Principle
RXD FAILURE DETECTION
The SBC senses the RXD output voltage at each LOW-to-HIGH transition of the differential receiver. Excluding internal
propagation delay, RXD output should be LOW when the differential receiver is LOW. In the event RXD is shorted to 5.0 V (e.g.,
to VDD), RXD will be tied to a high level and the RXD short to 5.0 V can be detected at the next LOW-to-HIGH transition of the
differential receiver. Compete detection requires three samples.
When the error is detected, an error flag is latched and the CAN driver is disabled. The error is reported through the SPI
register LPC, bit RXPR.
CANL
Diff Output
RXD Output
RXD Short to V1
Prop Delay
RXD Flag
RXD Flag Latched
Sampling
Sampling Sampling
Note The RXD Flag is neither the RXPR bit in the LPC register, nor the CANF bit in the INTR register.
CANH
CANL
Diff
V2
RXD Sense
RXD
TXD
60
V2
Logic
Diag
2.0 V
Driver
GND
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| H2MXH-1618M | DIP CABLE - HDM16H/AE16M/X |
| PCK0G331MCO1GS | CAP ALUM 330UF 4V 20% SMD |
| SDR0805-681KL | INDUCTOR POWER 680UH 10% SMD |
| AD587JR-REEL | IC VREF SERIES PREC 10V 8-SOIC |
| B82422A3151K100 | INDUCTOR .15UH 390MA 1210 10% |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MCZ33742EGR2 | 功能描述:網(wǎng)絡控制器與處理器 IC SBC-E-HS-CAN RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| MCZ33742SEG | 功能描述:網(wǎng)絡控制器與處理器 IC SBC-E-HS-CAN RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| MCZ33742SEGR2 | 功能描述:網(wǎng)絡控制器與處理器 IC SBC-E-HS-CAN RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| MCZ33780EG | 功能描述:多路器開關(guān) IC DBUS MASTER RoHS:否 制造商:Texas Instruments 通道數(shù)量:1 開關(guān)數(shù)量:4 開啟電阻（最大值）:7 Ohms 開啟時間（最大值）: 關(guān)閉時間（最大值）: 傳播延遲時間:0.25 ns 工作電源電壓:2.3 V to 3.6 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:UQFN-16 |
| MCZ33780EG | 制造商:Freescale Semiconductor 功能描述:DUAL DBUS MASTER INTERFACE 16SOIC |
發(fā)布緊急采購，3分鐘左右您將得到回復。