- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄9324 > MCP41050T-I/SN (Microchip Technology)IC POT DIGITAL 50K 1CH SPI 8SOIC PDF資料下載
參數(shù)資料
| 型號(hào)： | MCP41050T-I/SN |
| 廠(chǎng)商： | Microchip Technology |
| 文件頁(yè)數(shù)： | 11/28頁(yè) |
| 文件大小： | 0K |
| 描述： | IC POT DIGITAL 50K 1CH SPI 8SOIC |
| 標(biāo)準(zhǔn)包裝： | 3,300 |
| 接片： | 256 |
| 電阻（歐姆）： | 50k |
| 電路數(shù)： | 1 |
| 溫度系數(shù)： | 標(biāo)準(zhǔn)值 800 ppm/°C |
| 存儲(chǔ)器類(lèi)型： | 易失 |
| 接口： | 3 線(xiàn)串行（芯片選擇） |
| 電源電壓： | 2.7 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 8-SOIC（0.154"，3.90mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 8-SOICN |
| 包裝： | 帶卷 (TR) |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)當(dāng)前第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)
2003 Microchip Technology Inc.
DS11195C-page 19
MCP41XXX/42XXX
5.4
Daisy-Chain Configuration
Multiple MCP42XXX devices can be connected in a
daisy-chain configuration, as shown in Figure 5-4, by
connecting the SO pin from one device to the SI pin on
the next device. The data on the SO pin is the output of
the 16-bit shift register. The daisy-chain configuration
allows the system designer to communicate with sev-
eral devices without using a separate CS line for each
device. The example shows a daisy-chain configura-
tion with three devices, although any number of
devices (with or without the same resistor values) can
be configured this way. While it is not possible to use a
MCP41XXX at the beginning or middle of a daisy-chain
(because it does not provide the serial data out (SO)
pin), it is possible to use the device at the end of a
chain. As shown in the timing diagram in Figure 5-3,
data will be clocked-out of the SO pin on the falling
edge of the clock. The SO pin has a CMOS push-pull
output and will drive low when CS goes high. SO will
not go to a high-impedance state when CS is held high.
When using the daisy-chain configuration, the maxi-
mum clock speed possible is reduced to ~5.8 MHz,
because of the propagation delay of the data coming
out of the SO pin.
When using the daisy-chain configuration, keep in mind
that the shift register of each device is automatically
loaded with zeros whenever a command is executed
(CS = high). Because of this, the first 16 bits that come
out of the SO pin once the CS line goes low will always
be zeros. This means that when the first command is
being loaded into a device, it will always shift a NOP
command into the next device on the chain because
the command bits (and all the other bits) will be zeros.
This feature makes it necessary only to send command
and data bytes to the device farthest down the chain
that needs a new command. For example, if there were
three devices on the chain and it was desired to send a
command to the device in the middle, only 32 bytes of
data need to be transmitted. The last device on the
chain will have a NOP loaded from the previous device
so no registers will be affected when the CS pin is
raised to execute the command. The user must
always ensure that multiples of 16 clocks are
always provided (while CS is low), as all commands
will abort if the number of clocks provided is not a
multiple of 16.
FIGURE 5-3:
Timing Diagram for Daisy-Chain Configuration.
SO
SI
SCK
CS
Data Registers for all
devices are loaded
on Rising Edge of CS
2 3 4 567 89 10
1
D
PP
111213141516
X
C
XX
X
First 16 bits shifted out
C
D D D DDD D
will always be zeros
23 45 678 9 10
1
D
PP
111213141516
X
C
XX
X
Command and Data for Device 3
C
D D D DDD D
start shifting out after the first 16 clocks
D
PP
XC
X X
XC
D D D D D D D
23 45 67 89 10
1
D
PP
111213141516
X
C
XX
X
C
D D D DDD D
D
PP
XC
X X
X
C
DD DD D D D
Command Byte
for Device 3
Data Byte
for Device 1
Command Byte
for Device 1
Command Byte
for Device 2
Data Byte
for Device 2
Data Byte
for Device 3
Command and Data for Device 2
start shifting out after the first 32 clocks
There must always be multiples of 16 clocks while CS is low or commands will abort.
The serial data out pin (SO) is only available on the MCP42XXX device.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS1743P-70 | IC RTC RAM Y2K 5V 70NS 34-PCM |
| VE-BNT-IU-F4 | CONVERTER MOD DC/DC 6.5V 200W |
| VE-BNT-IU-F3 | CONVERTER MOD DC/DC 6.5V 200W |
| DS1286I | IC TIMEKEEPER WATCHDOG 28-EDIP |
| DS1244YP-70 | IC NVSRAM 256KBIT 70NS 34PCM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MCP41100 | 制造商:MICROCHIP 制造商全稱(chēng):Microchip Technology 功能描述:Single/Dual Digital Potentiometer with SPI⑩ Interface |
| MCP41100E/P | 制造商:MICROCHIP 制造商全稱(chēng):Microchip Technology 功能描述:Single/Dual Digital Potentiometer with SPI Interface |
| MCP41100-E/P | 功能描述:數(shù)字電位計(jì) IC 256 Step SPI 100kOhm RoHS:否 制造商:Maxim Integrated 電阻:200 Ohms 溫度系數(shù):35 PPM / C 容差:25 % POT 數(shù)量:Dual 每 POT 分接頭:256 弧刷存儲(chǔ)器:Volatile 緩沖刷: 數(shù)字接口:Serial (3-Wire, SPI) 描述/功能:Dual Volatile Low Voltage Linear Taper Digital Potentiometer 工作電源電壓:1.7 V to 5.5 V 電源電流:27 uA 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFN-16 封裝:Reel |
| MCP41100E/SL | 制造商:MICROCHIP 制造商全稱(chēng):Microchip Technology 功能描述:Single/Dual Digital Potentiometer with SPI Interface |
| MCP41100E/SN | 制造商:MICROCHIP 制造商全稱(chēng):Microchip Technology 功能描述:Single/Dual Digital Potentiometer with SPI Interface |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。