- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383589 > MCP3553E (Microchip Technology Inc.) Low-Power, Single-Channel 22-Bit Delta-Sigma ADCs PDF資料下載
參數(shù)資料
| 型號： | MCP3553E |
| 廠商： | Microchip Technology Inc. |
| 英文描述： | Low-Power, Single-Channel 22-Bit Delta-Sigma ADCs |
| 中文描述： | 低功耗，單通道22位Δ-Σ模數(shù)轉換器 |
| 文件頁數(shù)： | 18/30頁 |
| 文件大小： | 616K |
| 代理商： | MCP3553E |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁
MCP3551/3
DS21950B-page 18
2005 Microchip Technology Inc.
5.3
Single Conversion Mode
If a rising edge of Chip Select (CS) occurs during t
CONV
,
a subsequent conversion will
not
take place and the
device will enter low-power Shutdown mode after
t
CONV
completes. This is referred to as Single
Conversion mode. This operation is demonstrated in
Figure 5-3. Note that a falling edge of CS during the
same conversion that detected a rising edge, as in
Figure 5-2, will not initiate a new conversion. Once a
rising edge is seen, the device will enter Sleep, then
Shutdown mode. Once the device has been put into
Single Conversion mode, the data must be clocked out
in order for a new conversion to take place. A
subsequent falling edge on CS during Shutdown mode
will not initiate a new conversion, unless the prior
conversion data has been clocked out of the device.
After the final data bit has been clocked out on the 25th
clock, the SDO/RDY pin will go active-high.
5.3.1
READY FUNCTION OF SDO/RDY
PIN, SINGLE CONVERSION MODE
At every falling edge of CS during the internal conver-
sion, the state of the internal conversion is latched on
the SDO/RDY pin to give ready or busy information. A
High state means the device is currently performing an
internal conversion and data cannot be clocked out. A
Low state means the device has finished its conversion
and the data is ready for retrieval on the falling edge of
SCK. This operation is demonstrated in Figure 5-4.
Note that the device has been put into Single
Conversion mode with the first rising edge of CS.
FIGURE 5-4:
Conversion Mode.
RDY Functionality in Single
5.4
Continuous Conversion Mode
If no rising edge of CS occurs during any given conver-
sion per Figure 5-2, a subsequent conversion will take
place and the contents of the previous conversion will
be overwritten. This operation is demonstrated in
Figure 5-5. Once conversion output data has started to
be clocked out, the output buffer is not refreshed until
all 24 bits have been clocked. A complete read must
occur in order to read the next conversion in this mode.
The subsequent conversion data to be read will then be
the most recent conversion. The conversion time is
fixed and cannot be shortened by the rising edge of CS.
This rising edge will place the part in Shutdown mode
and all conversion data will be lost.
The transfer of data from the SINC filter to the output
buffer is demonstrated in Figure 5-5. If the previous
conversion data is not clocked out of the device, it will
be lost and replaced by the new conversion. When the
device is in Continuous Conversion mode, the most
recent conversion data is always present at the output
register for data retrieval.
FIGURE 5-5:
Conversion Mode Data.
Most Current Continuous
If a conversion is in process, it cannot be terminated
with the rising edge of CS. SDO/RDY must first
transition to a Low state, which will indicate the end of
conversion.
5.4.1
READY FUNCTION OF SDO/RDY
PIN IN CONTINUOUS CONVERSION
MODE
The device enters Continuous Conversion mode if no
rising edge of CS is seen during t
CONV
and consecu-
tive conversions ensue. SDO/RDY will be high,
indicating that a conversion is in process. When a
conversion is complete, SDO/RDY will change to a
Low state. With the Low state of SDO/RDY after this
first conversion, the conversion data can be accessed
with the combination of SCK and SDO/RDY. If the data
ready event happens during the clocking out of the
data, the data ready bit will be displayed after the
complete 24-bit word communication (i.e., the data
ready event will not interrupt a data transfer).
Note:
The Ready state is latched on each falling
edge of CS and will not dynamically
update if CS is held low. CS must be
toggled high thru low.
t
CONV
CS
Int. Osc
SDO/RDY
Hi-Z
t
CONV
t
CONV
t
CONV
CS
Int. Osc
SCK & SDO/RDY
A
B
C
Conversion B data is clocked
out of the device here.
相關PDF資料 |
PDF描述 |
|---|---|
| MCP3551 | Low-Power, Single-Channel 22-Bit Delta-Sigma ADCs |
| MCP3551E | SENSOR COMP LOAD CELL 2LBF |
| MCP42010T | Single/Dual Digital Potentiometer with SPI⑩ Interface |
| MCP42050T | Single/Dual Digital Potentiometer with SPI⑩ Interface |
| MCP42100 | Single/Dual Digital Potentiometer with SPI⑩ Interface |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MCP3553-E/MS | 功能描述:模數(shù)轉換器 - ADC 22-bit ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MCP3553-E/SN | 功能描述:模數(shù)轉換器 - ADC 22-bit ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MCP3553T | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:Low-Power, Single-Channel 22-Bit Delta-Sigma ADCs |
| MCP3553T-E/MS | 功能描述:模數(shù)轉換器 - ADC 22-bit ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MCP3553T-E/SN | 功能描述:模數(shù)轉換器 - ADC 22-bit ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購，3分鐘左右您將得到回復。