V
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉锛� MCP3204-BI/P
寤犲晢锛� Microchip Technology
鏂囦欢闋佹暩(sh霉)锛� 23/40闋�
鏂囦欢澶у皬锛� 0K
鎻忚堪锛� IC ADC 12BIT 2.7V 4CH SPI 14-DIP
妯�(bi膩o)婧�(zh菙n)鍖呰锛� 30
浣嶆暩(sh霉)锛� 12
閲囨ǎ鐜囷紙姣忕锛夛細 100k
鏁�(sh霉)鎿�(j霉)鎺ュ彛锛� 涓茶锛孲PI?
杞�(zhu菐n)鎻涘櫒鏁�(sh霉)鐩細 1
闆诲闆绘簮锛� 鍠浕婧�
宸ヤ綔婧害锛� -40°C ~ 85°C
瀹夎椤炲瀷锛� 閫氬瓟
灏佽/澶栨锛� 14-DIP锛�0.300"锛�7.62mm锛�
渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 14-PDIP
鍖呰锛� 绠′欢
杓稿叆鏁�(sh霉)鐩拰椤炲瀷锛� 4 鍊嬪柈绔�锛屽柈妤�锛�2 鍊嬪伣宸垎锛屽柈妤�
鐢�(ch菐n)鍝佺洰閷勯爜闈細 672 (CN2011-ZH PDF)
2008 Microchip Technology Inc.
DS21298E-page 3
MCP3204/3208
Input Voltage Range for IN- in
pseudo-differential Mode
VSS-100
鈥�
VSS+100
mV
Leakage Current
鈥�
0.001
卤1
A
Switch Resistance
鈥�
1000
鈥�
Sample Capacitor
鈥�
20
鈥�
pF
Digital Input/Output
Data Coding Format
Straight Binary
High Level Input Voltage
VIH
0.7 VDD
鈥斺€�
V
Low Level Input Voltage
VIL
鈥�
0.3 VDD
V
High Level Output Voltage
VOH
4.1
鈥�
V
IOH = -1 mA, VDD = 4.5V
Low Level Output Voltage
VOL
鈥斺€�
0.4
V
IOL = 1 mA, VDD = 4.5V
Input Leakage Current
ILI
-10
鈥�
10
A
VIN = VSS or VDD
Output Leakage Current
ILO
-10
鈥�
10
A
VOUT = VSS or VDD
Pin Capacitance
(All Inputs/Outputs)
CIN,COUT
鈥斺€�
10
pF
VDD = 5.0V (Note 1)
TA = 25掳C, f = 1 MHz
Timing Parameters
Clock Frequency
fCLK
鈥�
2.0
1.0
MHz
VDD = 5V (Note 3)
VDD = 2.7V (Note 3)
Clock High Time
tHI
250
鈥�
ns
Clock Low Time
tLO
250
鈥�
ns
CS Fall To First Rising CLK
Edge
tSUCS
100
鈥�
ns
Data Input Setup Time
tSU
50
鈥�
ns
Data Input Hold Time
tHD
50
鈥�
ns
CLK Fall To Output Data Valid
tDO
鈥�
200
ns
See Figures 1-2 and 1-3
CLK Fall To Output Enable
tEN
鈥�
200
ns
See Figures 1-2 and 1-3
CS Rise To Output Disable
tDIS
鈥�
100
ns
See Figures 1-2 and 1-3
CS Disable Time
tCSH
500
鈥�
ns
D
OUT Rise Time
tR
鈥�
100
ns
See Figures 1-2 and 1-3 (Note 1)
D
OUT Fall Time
tF
鈥�
100
ns
See Figures 1-2 and 1-3 (Note 1)
Power Requirements
Operating Voltage
VDD
2.7
鈥�
5.5
V
Operating Current
IDD
鈥�
320
225
400
鈥�
A
VDD=VREF = 5V, DOUT unloaded
VDD=VREF = 2.7V, DOUT unloaded
Standby Current
IDDS
鈥�0.5
2.0
A
CS = VDD = 5.0V
ELECTRICAL SPECIFICATIONS (CONTINUED)
Electrical Characteristics:
Unless otherwise noted, all parameters apply at VDD = 5V, VSS = 0V, VREF = 5V,
TA = -40掳C to +85掳C,fSAMPLE = 100 ksps and fCLK = 20*fSAMPLE
Parameters
Sym
Min
Typ
Max
Units
Conditions
Note 1:
This parameter is established by characterization and not 100% tested.
2:
See graphs that relate linearity performance to VREF levels.
3:
Because the sample cap will eventually lose charge, effective clock rates below 10 kHz can affect linearity
performance, particularly at elevated temperatures. See Section 6.2 鈥淢aintaining Minimum Clock
Speed鈥�
, 鈥淢aintaining Minimum Clock Speed鈥�, for more information.
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
MCP3204-BI/SL IC ADC 12BIT 2.7V 4CH SPI 14SOIC
IDT82V2081PPG IC LIU T1/J1/E1 1CH 44-TQFP
TLC0834CD IC 8-BIT SERIAL OUT A/D 14-SOIC
IDT82V2081PP IC LIU T1/J1/E1 1CH 44-TQFP
VI-26K-CV-B1 CONVERTER MOD DC/DC 40V 150W
鐩搁棞(gu膩n)浠g悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
MCP3204-BISL 鍒堕€犲晢:MICROCHIP 鍒堕€犲晢鍏ㄧū:Microchip Technology 鍔熻兘鎻忚堪:2.7V 4-Channel/8-Channel 12-Bit A/D Converters with SPI Serial Interface
MCP3204-BIST 鍒堕€犲晢:MICROCHIP 鍒堕€犲晢鍏ㄧū:Microchip Technology 鍔熻兘鎻忚堪:2.7V 4-Channel/8-Channel 12-Bit A/D Converters with SPI Serial Interface
MCP3204-CI/P 鍔熻兘鎻忚堪:妯℃暩(sh霉)杞�(zhu菐n)鎻涘櫒 - ADC 12-bit SPI 4 Chl RoHS:鍚� 鍒堕€犲晢:Texas Instruments 閫氶亾鏁�(sh霉)閲�:2 绲�(ji茅)妲�(g貌u):Sigma-Delta 杞�(zhu菐n)鎻涢€熺巼:125 SPs to 8 KSPs 鍒嗚鲸鐜�:24 bit 杓稿叆椤炲瀷:Differential 淇″櫔姣�:107 dB 鎺ュ彛椤炲瀷:SPI 宸ヤ綔闆绘簮闆诲:1.7 V to 3.6 V, 2.7 V to 5.25 V 鏈€澶у伐浣滄韩搴�:+ 85 C 瀹夎棰�(f膿ng)鏍�:SMD/SMT 灏佽 / 绠遍珨:VQFN-32
MCP3204-CI/P 鍒堕€犲晢:Microchip Technology Inc 鍔熻兘鎻忚堪:IC 12BIT ADC 3204 DIP14
MCP3204-CI/SL 鍔熻兘鎻忚堪:妯℃暩(sh霉)杞�(zhu菐n)鎻涘櫒 - ADC 12-bit SPI 4 Chl RoHS:鍚� 鍒堕€犲晢:Texas Instruments 閫氶亾鏁�(sh霉)閲�:2 绲�(ji茅)妲�(g貌u):Sigma-Delta 杞�(zhu菐n)鎻涢€熺巼:125 SPs to 8 KSPs 鍒嗚鲸鐜�:24 bit 杓稿叆椤炲瀷:Differential 淇″櫔姣�:107 dB 鎺ュ彛椤炲瀷:SPI 宸ヤ綔闆绘簮闆诲:1.7 V to 3.6 V, 2.7 V to 5.25 V 鏈€澶у伐浣滄韩搴�:+ 85 C 瀹夎棰�(f膿ng)鏍�:SMD/SMT 灏佽 / 绠遍珨:VQFN-32