- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378668 > MCM321024 (Motorola, Inc.) 1M x 32 Bit Fast Static RAM Module PDF資料下載
參數(shù)資料
| 型號(hào)： | MCM321024 |
| 廠商： | Motorola, Inc. |
| 英文描述： | 1M x 32 Bit Fast Static RAM Module |
| 中文描述： | 100萬(wàn)× 32位高速靜態(tài)RAM模塊 |
| 文件頁(yè)數(shù)： | 4/8頁(yè) |
| 文件大?。?/td> | 80K |
| 代理商： | MCM321024 |
MCM321024
4
MOTOROLA FAST SRAM
AC OPERATING CONDITIONS AND CHARACTERISTICS
(VCC = 5.0 V
±
10%, TA = 0 to + 70
°
C, Unless Otherwise Noted)
Input Timing Measurement Reference Level
Output Timing Reference Level
Input Pulse Levels
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
1.5 V
1.5 V
. . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . . . .
0 to 3.0 V
Output Load
Input Rise/Fall Time
See Figure 1a Unless Otherwise Noted
. . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
3 ns
READ CYCLE TIMING
(See Notes 1 and 2)
MCM321024–20
MCM321024–25
Parameter
Symbol
Min
Max
Min
Max
Unit
Notes
Read Cycle Time
tAVAV
tAVQV
tELQV
tGLQV
tAXQX
tELQX
tGLQX
tEHQZ
tGHQZ
tELICCH
tEHICCL
20
—
25
—
ns
3
Address Access Time
—
20
—
25
ns
Enable Access Time
—
20
—
25
ns
Output Enable Access Time
—
7
—
9
ns
Output Hold from Address Change
5
—
5
—
ns
Enable Low to Output Active
5
—
5
—
ns
4,5,6
Output Enable to Output Active
0
—
0
—
ns
4,5,6
Enable High to Output High–Z
0
9
0
10
ns
4,5,6
Output Enable High to Output High–Z
0
9
0
10
ns
4,5,6
Power Up Time
0
—
0
—
ns
Power Down Time
—
20
—
25
ns
NOTES:
1. W is high for read cycle.
2. E1 – E4 are represented by E in these timing specifications, any combination of Exs may be asserted.
3. All read cycle timing is referenced from the last valid address to the first transitioning address.
4. At any given voltage and temperature, tEHQZ max is less than tELQX min, and tGHQZ max is less than tGLQX min, both for a given
device and from device to device.
5. Transition is measured
±
500 mV from steady–state voltage with load of Figure 1b.
6. This parameter is sampled and not 100% tested.
7. Device is continuously selected (E = VIL, G = VIL). See Read Cycle 1.
(a)
(b)
The table of timing values shows either a
minimum or a maximum limit for each param-
eter. Input requirements are specified from
the external system point of view. Thus, ad-
dress setup time is shown as a minimum
since the system must supply at least that
much time. On the other hand, responses
from the memory are specified from the de-
vice point of view. Thus, the access time is
shown as a maximum since the device never
provides data later than that time.
TIMING LIMITS
OUTPUT
Z0 = 50
RL = 50
VL = 1.5 V
5 pF
+ 5 V
OUTPUT
255
480
Figure 1. Test Loads
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MCM6709BJ10 | 64K x 4 Bit Static RAM |
| MCM6709BJ10R | 64K x 4 Bit Static RAM |
| MCM6709BJ12 | 64K x 4 Bit Static RAM |
| MCM6709BJ12R | 64K x 4 Bit Static RAM |
| MCM6709BJ8 | 64K x 4 Bit Static RAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MCM321024SG20 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:1M x 32 Bit Fast Static RAM Module |
| MCM321024SG25 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:1M x 32 Bit Fast Static RAM Module |
| MCM32200 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:2M x 32 Bit Dynamic Random Access Memory Module |
| MCM32200S10 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:2M x 32 Bit Dynamic Random Access Memory Module |
| MCM32200S80 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:2M x 32 Bit Dynamic Random Access Memory Module |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。