參數(shù)資料
型號: MCIMX357CVM5BR2
廠商: Freescale Semiconductor
文件頁數(shù): 87/147頁
文件大?。?/td> 0K
描述: IC MPU I.MX35 400MAPBGA
標準包裝: 1,000
系列: i.MX35
核心處理器: ARM11
芯體尺寸: 32-位
速度: 532MHz
連通性: 1 線,CAN,EBI/EMI,以太網(wǎng),I²C,MMC,SPI,SSI,UART/USART,USB OTG
外圍設備: DMA,I²S,LCD,POR,PWM,WDT
輸入/輸出數(shù): 96
程序存儲器類型: ROMless
RAM 容量: 128K x 8
電壓 - 電源 (Vcc/Vdd): 1.33 V ~ 1.47 V
振蕩器型: 外部
工作溫度: -40°C ~ 85°C
封裝/外殼: 400-LFBGA
包裝: 帶卷 (TR)
i.MX35 Applications Processors for Industrial and Consumer Products, Rev. 10
Freescale Semiconductor
44
WE40A
(muxed
A/D)
CS[x] valid to LBA invalid
WE14 – WE6 + (LBN + LBA + 1
– CSA)
–3 + (LBN + LBA +
1 – CSA)
3 + (LBN + LBA + 1 –
CSA)
ns
WE41
CS[x] valid to Output Data valid
WE16 – WE6 – WCSA
3 – WCSA
ns
WE41A
(muxed
A/D)
CS[x] valid to Output Data valid
WE16 – WE6 + (WLBN +
WLBA + ADH + 1 – WCSA)
3 + (WLBN + WLBA +
ADH + 1 – WCSA)
ns
WE42
Output Data invalid to CS[x]
Invalid
WE17 – WE7 – CSN
3 – CSN
ns
WE43
Input Data valid to CS[x] invalid MAXCO – MAXCSO + MAXDI
MAXCO6 –
MAXCSO7 +
MAXDI8
—ns
WE44
CS[x] invalid to Input Data
invalid
00
ns
WE45
CS[x] valid to BE[y] valid (write
access)
WE12 – WE6 + (WBEA – CSA)
3 + (WBEA – CSA)
ns
WE46
BE[y] invalid to CS[x] invalid
(write access)
WE7 – WE13 + (WBEN – CSN)
–3 + (WBEN – CSN)
ns
WE47
DTACK valid to CS[x] invalid
MAXCO – MAXCSO + MAXDTI
MAXCO6
MAXCSO7 +
MAXDTI9
—ns
WE48
CS[x] Invalid to DTACK invalid
0
ns
1 For the value of parameters WE4–WE21, see column BCD = 0 in Table 33.
2 CS Assertion. This bit field determines when the CS signal is asserted during read/write cycles.
3 CS Negation. This bit field determines when the CS signal is negated during read/write cycles.
4 BE Assertion. This bit field determines when the BE signal is asserted during read cycles.
5 BE Negation. This bit field determines when the BE signal is negated during read cycles.
6 Output maximum delay from internal driving ADDR/control FFs to chip outputs.
7 Output maximum delay from CS[x] internal driving FFs to CS[x] out.
8 DATA maximum delay from chip input data to its internal FF.
9
DTACK maximum delay from chip dtack input to its internal FF.
Note:
All configuration parameters (CSA, CSN, WBEA, WBEN, LBA, LBN, OEN, OEA, RBEA, and RBEN) are in cycle units.
Table 34. WEIM Asynchronous Timing Parameters Relative Chip Select Table (continued)
Ref No.
Parameter
Determination By
Synchronous Measured
Parameters1
Min
Max
(If 133 MHz is
supported by SoC)
Unit
相關PDF資料
PDF描述
MCIMX357CVM5B IC MPU I.MX35 400MAPBGA
MCIMX357CJQ5CR2 MULTIMEDIA PROCESSOR 400-MAPBGA
MCF5270CVM150J IC MCU 32BIT 150MHZ 196-MAPBGA
ADV202BBCZ-150 IC VIDEO CODEC JPEG2000 144CSBGA
JBXFD0G02MCSDSR CONN PLUG 2POS STR CABLE CRIMP
相關代理商/技術參數(shù)
參數(shù)描述
MCIMX357DJQ5C 功能描述:處理器 - 專門應用 RINGO MX35 TO2.1 RoHS:否 制造商:Freescale Semiconductor 類型:Multimedia Applications 核心:ARM Cortex A9 處理器系列:i.MX6 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:1 GHz 指令/數(shù)據(jù)緩存: 數(shù)據(jù) RAM 大小:128 KB 數(shù)據(jù) ROM 大小: 工作電源電壓: 最大工作溫度:+ 95 C 安裝風格:SMD/SMT 封裝 / 箱體:MAPBGA-432
MCIMX357DJQ5CR2 功能描述:處理器 - 專門應用 RINGO MX35 TO2.1 RoHS:否 制造商:Freescale Semiconductor 類型:Multimedia Applications 核心:ARM Cortex A9 處理器系列:i.MX6 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:1 GHz 指令/數(shù)據(jù)緩存: 數(shù)據(jù) RAM 大小:128 KB 數(shù)據(jù) ROM 大小: 工作電源電壓: 最大工作溫度:+ 95 C 安裝風格:SMD/SMT 封裝 / 箱體:MAPBGA-432
MCIMX357DVM5B 功能描述:處理器 - 專門應用 i.MX35 Auto Apps Processor RoHS:否 制造商:Freescale Semiconductor 類型:Multimedia Applications 核心:ARM Cortex A9 處理器系列:i.MX6 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:1 GHz 指令/數(shù)據(jù)緩存: 數(shù)據(jù) RAM 大小:128 KB 數(shù)據(jù) ROM 大小: 工作電源電壓: 最大工作溫度:+ 95 C 安裝風格:SMD/SMT 封裝 / 箱體:MAPBGA-432
MCIMX357DVM5BR2 功能描述:處理器 - 專門應用 i.MX35 Auto Apps Processor RoHS:否 制造商:Freescale Semiconductor 類型:Multimedia Applications 核心:ARM Cortex A9 處理器系列:i.MX6 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:1 GHz 指令/數(shù)據(jù)緩存: 數(shù)據(jù) RAM 大小:128 KB 數(shù)據(jù) ROM 大小: 工作電源電壓: 最大工作溫度:+ 95 C 安裝風格:SMD/SMT 封裝 / 箱體:MAPBGA-432
MCIMX35GVMN4A 制造商:Freescale Semiconductor 功能描述:RINGO MX35 CONSUMER - Trays