<small id="bn33o"><strike id="bn33o"></strike></small>
<big id="bn33o"><sup id="bn33o"><small id="bn33o"></small></sup></big>
    • 參數(shù)資料
      型號: MCIMX31LDVMN5DR2
      廠商: Freescale Semiconductor
      文件頁數(shù): 67/118頁
      文件大?。?/td> 0K
      描述: IC MPU I.MX31L CONSUMR 473MAPBGA
      標(biāo)準(zhǔn)包裝: 750
      系列: i.MX31
      核心處理器: ARM11
      芯體尺寸: 32-位
      速度: 532MHz
      連通性: 1 線,ATA,EBI/EMI,F(xiàn)IR,I²C,MMC/SD,PCMCIA,SIM,SPI,SSI,UART/USART,USB,USB OTG
      外圍設(shè)備: DMA,LCD,POR,PWM,WDT
      程序存儲器類型: ROMless
      RAM 容量: 16K x 8
      電壓 - 電源 (Vcc/Vdd): 1.22 V ~ 3.3 V
      振蕩器型: 外部
      工作溫度: 0°C ~ 70°C
      封裝/外殼: 473-LFBGA
      包裝: 帶卷 (TR)
      MCIMX31/MCIMX31L Technical Data, Rev. 4.3
      52
      Freescale Semiconductor
      Electrical Characteristics
      Figure 38. Mobile DDR SDRAM DQ versus DQS and SDCLK Read Cycle Timing Diagram
      NOTE
      SDRAM CLK and DQS related parameters are being measured from the
      50% point—that is, high is defined as 50% of signal value and low is
      defined as 50% of signal value.
      The timing parameters are similar to the ones used in SDRAM data
      sheets—that is, Table 38 indicates SDRAM requirements. All output signals
      are driven by the ESDCTL at the negative edge of SDCLK and the
      parameters are measured at maximum memory frequency.
      4.3.10
      ETM Electrical Specifications
      ETM is an ARM protocol. The timing specifications in this section are given as a guide for a TPA that
      supports TRACECLK frequencies up to 133 MHz.
      Figure 39 depicts the TRACECLK timings of ETM, and Table 39 lists the timing parameters.
      Figure 39. ETM TRACECLK Timing Diagram
      Table 38. Mobile DDR SDRAM Read Cycle Timing Parameters
      ID
      Parameter
      Symbol
      Min
      Max
      Unit
      SD21 DQS – DQ Skew (defines the Data valid window in read cycles related to DQS).
      tDQSQ
      0.85
      ns
      SD22 DQS DQ HOLD time from DQS
      tQH
      2.3
      ns
      SD23 DQS output access time from SDCLK posedge
      tDQSCK
      6.7
      ns
      SDCLK
      DQS (input)
      DQ (input)
      Data
      SD23
      SD21
      SD22
      相關(guān)PDF資料
      PDF描述
      302S43W151KV4E CAP CER 150PF 3KV 10% X7R 1812
      JBXER0G05FSSDSR CONN RCPT 5POS FRONT PNL MNT SLD
      MCIMX31LDVKN5DR2 IC MPU I/MX31L CONSUMR 457MAPBGA
      UTS6JC12E10S CONN PLUG CABLE 10POS W/SCKT
      MCIMX31LCVKN5DR2 IC MPU I.MX31L CONSMR 457MAPBGA
      相關(guān)代理商/技術(shù)參數(shù)
      參數(shù)描述
      MCIMX31LITEKIT 制造商:Freescale Semiconductor 功能描述:I.MX31 LITE KIT 制造商:Rochester Electronics LLC 功能描述: 制造商:Freescale Semiconductor 功能描述:EVAL BOARD FOR 1.MX31 MPV 制造商:Freescale Semiconductor 功能描述:MX31 Lite Kit: High-performance application development kit, Silicon Manufacture
      MCIMX31LITEKITC 功能描述:開發(fā)板和工具包 - ARM I.MX31 LITE KIT RoHS:否 制造商:Arduino 產(chǎn)品:Development Boards 工具用于評估:ATSAM3X8EA-AU 核心:ARM Cortex M3 接口類型:DAC, ICSP, JTAG, UART, USB 工作電源電壓:3.3 V
      MCIMX31LPDK 功能描述:開發(fā)板和工具包 - ARM 3 STACK BD ASSY PLASTIC RoHS:否 制造商:Arduino 產(chǎn)品:Development Boards 工具用于評估:ATSAM3X8EA-AU 核心:ARM Cortex M3 接口類型:DAC, ICSP, JTAG, UART, USB 工作電源電壓:3.3 V
      MCIMX31LVKN5 功能描述:IC MPU MAP I.MX31L 457-MAPBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:i.MX31 標(biāo)準(zhǔn)包裝:1 系列:87C 核心處理器:MCS 51 芯體尺寸:8-位 速度:16MHz 連通性:SIO 外圍設(shè)備:- 輸入/輸出數(shù):32 程序存儲器容量:8KB(8K x 8) 程序存儲器類型:OTP EEPROM 大小:- RAM 容量:256 x 8 電壓 - 電源 (Vcc/Vdd):4 V ~ 6 V 數(shù)據(jù)轉(zhuǎn)換器:- 振蕩器型:外部 工作溫度:0°C ~ 70°C 封裝/外殼:44-DIP 包裝:管件 其它名稱:864285
      MCIMX31LVKN5 制造商:Freescale Semiconductor 功能描述:Microcontroller