I2
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉锛� MCIMX258CVM4
寤犲晢锛� Freescale Semiconductor
鏂囦欢闋佹暩(sh霉)锛� 132/153闋�
鏂囦欢澶�?銆�?/td> 0K
鎻忚堪锛� IC MPU I.MX25 IND 400MAPBGA
妯欐簴鍖呰锛� 90
绯诲垪锛� i.MX25
鏍稿績铏曠悊鍣細 ARM9
鑺珨灏哄锛� 32-浣�
閫熷害锛� 400MHz
閫i€氭€э細 1 绶氾紝CAN锛孍BI/EMI锛屼互澶恫(w菐ng)锛孖²C锛孧MC锛屾櫤鑳藉崱锛孲PI锛孲SI锛孶ART/USART锛孶SB OTG
澶栧湇瑷�(sh猫)鍌欙細 DMA锛孖²S锛孡CD锛孭OR锛孭WM锛學DT
杓稿叆/杓稿嚭鏁�(sh霉)锛� 128
绋嬪簭瀛樺劜鍣ㄩ鍨嬶細 澶栭儴绋嬪簭瀛樺劜鍣�
RAM 瀹归噺锛� 144K x 8
闆诲 - 闆绘簮 (Vcc/Vdd)锛� 1.15 V ~ 1.52 V
鏁�(sh霉)鎿�(j霉)杞�(zhu菐n)鎻涘櫒锛� A/D 3x12b
鎸暕鍣ㄥ瀷锛� 澶栭儴
宸ヤ綔婧害锛� -40°C ~ 85°C
灏佽/澶栨锛� 400-LFBGA
鍖呰锛� 鎵樼洡
绗�1闋�绗�2闋�绗�3闋�绗�4闋�绗�5闋�绗�6闋�绗�7闋�绗�8闋�绗�9闋�绗�10闋�绗�11闋�绗�12闋�绗�13闋�绗�14闋�绗�15闋�绗�16闋�绗�17闋�绗�18闋�绗�19闋�绗�20闋�绗�21闋�绗�22闋�绗�23闋�绗�24闋�绗�25闋�绗�26闋�绗�27闋�绗�28闋�绗�29闋�绗�30闋�绗�31闋�绗�32闋�绗�33闋�绗�34闋�绗�35闋�绗�36闋�绗�37闋�绗�38闋�绗�39闋�绗�40闋�绗�41闋�绗�42闋�绗�43闋�绗�44闋�绗�45闋�绗�46闋�绗�47闋�绗�48闋�绗�49闋�绗�50闋�绗�51闋�绗�52闋�绗�53闋�绗�54闋�绗�55闋�绗�56闋�绗�57闋�绗�58闋�绗�59闋�绗�60闋�绗�61闋�绗�62闋�绗�63闋�绗�64闋�绗�65闋�绗�66闋�绗�67闋�绗�68闋�绗�69闋�绗�70闋�绗�71闋�绗�72闋�绗�73闋�绗�74闋�绗�75闋�绗�76闋�绗�77闋�绗�78闋�绗�79闋�绗�80闋�绗�81闋�绗�82闋�绗�83闋�绗�84闋�绗�85闋�绗�86闋�绗�87闋�绗�88闋�绗�89闋�绗�90闋�绗�91闋�绗�92闋�绗�93闋�绗�94闋�绗�95闋�绗�96闋�绗�97闋�绗�98闋�绗�99闋�绗�100闋�绗�101闋�绗�102闋�绗�103闋�绗�104闋�绗�105闋�绗�106闋�绗�107闋�绗�108闋�绗�109闋�绗�110闋�绗�111闋�绗�112闋�绗�113闋�绗�114闋�绗�115闋�绗�116闋�绗�117闋�绗�118闋�绗�119闋�绗�120闋�绗�121闋�绗�122闋�绗�123闋�绗�124闋�绗�125闋�绗�126闋�绗�127闋�绗�128闋�绗�129闋�绗�130闋�绗�131闋�鐣跺墠绗�132闋�绗�133闋�绗�134闋�绗�135闋�绗�136闋�绗�137闋�绗�138闋�绗�139闋�绗�140闋�绗�141闋�绗�142闋�绗�143闋�绗�144闋�绗�145闋�绗�146闋�绗�147闋�绗�148闋�绗�149闋�绗�150闋�绗�151闋�绗�152闋�绗�153闋�
i.MX25 Applications Processor for Consumer and Industrial Products, Rev. 10
8
Freescale Semiconductor
I2C(3)
I2C module
Connectivity
peripherals
Inter-IC Communication (I2C) is an industry-standard, bidirectional serial bus
that provides a simple, efficient method of data exchange, minimizing the
interconnection between devices. I2C is suitable for applications requiring
occasional communications over a short distance between many devices.
The interface operates up to 100 kbps with maximum bus loading and timing.
The I2C system is a true multiple-master bus, including arbitration and
collision detection that prevents data corruption if multiple devices attempt to
control the bus simultaneously. This feature supports complex applications
with multiprocessor control and can be used for rapid testing and alignment
of end products through external connections to an assembly-line computer.
IIM
IC
Identification
Module
Security
The IIM provides the primary user-visible mechanism for interfacing with
on-chip fuse elements. Among the uses for the fuses are unique chip
identifiers, mask revision numbers, cryptographic keys, and various control
signals requiring a fixed value.
IOMUX
I/O multiplexer Pins
Each I/O multiplexer provides a flexible, scalable multiplexing solution:
Up to eight output sources multiplexed per pin
Up to four destinations for each input pin
Unselected input paths are held at constant level for reduced power
consumption
KPP
Keypad port
Connectivity
peripherals
KPP can be used for either keypad matrix scanning or general purpose I/O.
LCDC
LCD
Controller
Multimedia
peripherals
LCDC provides display data for external gray-scale or color LCD panels.
LCDC is capable of supporting black-and-white, gray-scale, passive-matrix
color (passive color or CSTN), and active-matrix color (active color or TFT)
LCD panels.
MAX
ARM platform
multilayer
AHB crossbar
switch
ARM platform
MAX concurrently supports up to five simultaneous connections between
master ports and slave ports. MAX allows for concurrent transactions to
occur from any master port to any slave port.
PWM(4)
Pulse width
modulation
Connectivity
peripherals
The Pulse-Width Modulator (PWM) has a 16-bit counter and is optimized to
generate sound from stored sample audio images. It can also generate
tones. The PWM uses 16-bit resolution and a 4x16 data FIFO to generate
sound.
SDMA
Smart DMA
engine
System control
The SDMA provides DMA capabilities inside the processor. It is a shared
module that implements 32 DMA channels.
SIM(2)
Subscriber
identity
module
interface
Connectivity
peripherals
The SIM is an asynchronous interface designed to facilitate communication
with SIM cards or pre-paid phone cards. This module was designed based
on the ISO7816 standard; however, the module does require an external
companion controller to allow communication to certain smart cards or to
pass certain certifications, such as EMV.
The SIM supports only 11 and 12ETU cards and can communicate at the
default rate, which is obtained at Fi/Di=372/1. An external companion
controller is required to support cards aligned on 10.8 or 11.8ETU and to
support other rates, such as those obtained at Fi/Di=372/2 and Fi/Di=372/4.
SJC
Secure JTAG
interface
System control
peripherals
The System JTAG Controller (SJC) provides debug and test control with
maximum security.
Table 3. i.MX25 Digital and Analog Modules (continued)
Block
Mnemonic
Block Name
Subsystem
Brief Description
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
MCIMX257DVM4 IC MPU I.MX25 COMM 400MAPBGA
MCIMX257CVM4 IC MPU I.MX25 IND 400MAPBGA
1061541121 ADPT OPT MULTIMODE SC-ST BEIGE
S9S08DN32F1MLH IC MCU 8BIT 32KB FLASH 64LQFP
S9S08DN32F1MLF IC MCU 8BIT 32KB FLASH 48LQFP
鐩搁棞(gu膩n)浠g悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
MCIMX25LPDK 鍒堕€犲晢:Freescale Semiconductor 鍔熻兘鎻忚堪:PRODUCT DEVELOPMENT KIT FOR THE I MX25 APPLICATIONS PROCESSO - Boxed Product (Development Kits) 鍒堕€犲晢:Freescale Semiconductor 鍔熻兘鎻忚堪:KIT DEV I.MX25 FOR LINUX 鍒堕€犲晢:Freescale 鍔熻兘鎻忚堪:Product Development Kit For The I.MX25 Applications Processor
MCIMX25LPDKJ 鍔熻兘鎻忚堪:闁嬬櫦(f膩)鏉垮拰宸ュ叿鍖� - ARM HARDWARE RoHS:鍚� 鍒堕€犲晢:Arduino 鐢�(ch菐n)鍝�:Development Boards 宸ュ叿鐢ㄤ簬瑭曚及:ATSAM3X8EA-AU 鏍稿績:ARM Cortex M3 鎺ュ彛椤炲瀷:DAC, ICSP, JTAG, UART, USB 宸ヤ綔闆绘簮闆诲:3.3 V
MCIMX25LPDKJ 鍒堕€犲晢:Freescale Semiconductor 鍔熻兘鎻忚堪:; LEADED PROCESS COMPATIBLE:YES; PEAK RE
MCIMX25PDKCPUJ 鍔熻兘鎻忚堪:闁嬬櫦(f膩)鏉垮拰宸ュ叿鍖� - ARM CPU BD, MX25, LINUXJ RoHS:鍚� 鍒堕€犲晢:Arduino 鐢�(ch菐n)鍝�:Development Boards 宸ュ叿鐢ㄤ簬瑭曚及:ATSAM3X8EA-AU 鏍稿績:ARM Cortex M3 鎺ュ彛椤炲瀷:DAC, ICSP, JTAG, UART, USB 宸ヤ綔闆绘簮闆诲:3.3 V
MCIMX25WPDK 鍔熻兘鎻忚堪:闁嬬櫦(f膩)鏉垮拰宸ュ叿鍖� - ARM MCIMX25 PDK ForLINUX RoHS:鍚� 鍒堕€犲晢:Arduino 鐢�(ch菐n)鍝�:Development Boards 宸ュ叿鐢ㄤ簬瑭曚及:ATSAM3X8EA-AU 鏍稿績:ARM Cortex M3 鎺ュ彛椤炲瀷:DAC, ICSP, JTAG, UART, USB 宸ヤ綔闆绘簮闆诲:3.3 V