參數資料
型號: MCIMX258CJM4A
廠商: Freescale Semiconductor
文件頁數: 119/153頁
文件大小: 0K
描述: IC MPU IMX25 IND 400MAPBGA
標準包裝: 90
系列: i.MX25
核心處理器: ARM9
芯體尺寸: 32-位
速度: 400MHz
連通性: 1 線,CAN,EBI/EMI,以太網,I²C,MMC,智能卡,SPI,SSI,UART/USART,USB OTG
外圍設備: DMA,I²S,LCD,POR,PWM,WDT
輸入/輸出數: 128
程序存儲器類型: 外部程序存儲器
RAM 容量: 144K x 8
電壓 - 電源 (Vcc/Vdd): 1.15 V ~ 1.52 V
數據轉換器: A/D 3x12b
振蕩器型: 外部
工作溫度: -40°C ~ 85°C
封裝/外殼: 400-LFBGA
包裝: 托盤
i.MX25 Applications Processor for Consumer and Industrial Products, Rev. 10
68
Freescale Semiconductor
NOTE
For timing purposes, transition to signal high is defined as 80% of signal
value; while signal low is defined as 20% of signal value.
Timing for HCLK is 133 MHz. The internal NFC clock (Flash clock) is
approximately 33 MHz (30 ns). All timings are listed according to this NFC
clock frequency (multiples of NFC clock phases), except NF16 and NF17,
which are not related to the NFC clock.
3.7.6.3
Wireless External Interface Module (WEIM) Timing
Figure 38 depicts the timing of the WEIM module, and Table 56 describes the timing parameters
(WE1–WE27) shown in the figure.
All WEIM output control signals may be asserted and negated by internal clock relative to BCLK rising
edge or falling edge according to corresponding assertion/negation control fields. Address always begins
relative to BCLK falling edge, but may be ended on rising or falling edge in muxed mode according to the
control register configuration. Output data begins relative to BCLK rising edge except in muxed mode,
where rising or falling edge may be used according to the control register configuration. Input data, ECB
and DTACK are all captured relative to BCLK rising edge.
NF5
NF_WP pulse width
tWP
T–1.5 ns
28.5
ns
NF6
NFALE setup time
tALS
T
30
ns
NF7
NFALE hold time
tALH
T–3.0 ns
27
ns
NF8
Data setup time
tDS
2T ns
60
ns
NF9
Data hold time
tDH
T–5.0 ns
25
ns
NF10
Write cycle time
tWC
2T
60
ns
NF11
NFWE hold time
tWH
T–2.5 ns
27.5
ns
NF12
Ready to NFRE low
tRR
21T–10 ns
620
ns
NF13
NFRE pulse width
tRP
1.5T
45
ns
NF14
READ cycle time
tRC
2T
60
ns
NF15
NFRE high hold time
tREH
0.5T–2.5 ns
12.5
ns
NF16
Data setup on read
tDSR
N/A
10
ns
NF17
Data hold on read
tDHR
N/A
0
ns
1 The Flash clock maximum frequency is 50 MHz.
Table 55. NFC Timing Parameters1 (continued)
ID
Parameter
Symbol
Timing
T = NFC Clock Cycle
Example Timing for
NFC Clock
33 MHz
T = 30 ns
Unit
Min.
Max.
Min.
Max.
相關PDF資料
PDF描述
MCIMX27MOP4A IC MPU I.MX27 19X19 473MAPBGA
MCIMX31CVMN4DR2 IC MPU I.MX31 AUTO 473MAPBGA
MCIMX31DVMN5D IC MPU I.MX31 CONSUMR 473MAPBGA
MCIMX31VMN5CR2 IC MPU MAP I.MX31L 473-MAPBGA
MCIMX353CJQ5CR2 MULTIMEDIA PROCESSOR 400-MAPBGA
相關代理商/技術參數
參數描述
MCIMX258CVM4 功能描述:處理器 - 專門應用 SENNA IMX25 1.1 INDUSTRIAL RoHS:否 制造商:Freescale Semiconductor 類型:Multimedia Applications 核心:ARM Cortex A9 處理器系列:i.MX6 數據總線寬度:32 bit 最大時鐘頻率:1 GHz 指令/數據緩存: 數據 RAM 大小:128 KB 數據 ROM 大小: 工作電源電壓: 最大工作溫度:+ 95 C 安裝風格:SMD/SMT 封裝 / 箱體:MAPBGA-432
MCIMX25LPDK 制造商:Freescale Semiconductor 功能描述:PRODUCT DEVELOPMENT KIT FOR THE I MX25 APPLICATIONS PROCESSO - Boxed Product (Development Kits) 制造商:Freescale Semiconductor 功能描述:KIT DEV I.MX25 FOR LINUX 制造商:Freescale 功能描述:Product Development Kit For The I.MX25 Applications Processor
MCIMX25LPDKJ 功能描述:開發(fā)板和工具包 - ARM HARDWARE RoHS:否 制造商:Arduino 產品:Development Boards 工具用于評估:ATSAM3X8EA-AU 核心:ARM Cortex M3 接口類型:DAC, ICSP, JTAG, UART, USB 工作電源電壓:3.3 V
MCIMX25LPDKJ 制造商:Freescale Semiconductor 功能描述:; LEADED PROCESS COMPATIBLE:YES; PEAK RE
MCIMX25PDKCPUJ 功能描述:開發(fā)板和工具包 - ARM CPU BD, MX25, LINUXJ RoHS:否 制造商:Arduino 產品:Development Boards 工具用于評估:ATSAM3X8EA-AU 核心:ARM Cortex M3 接口類型:DAC, ICSP, JTAG, UART, USB 工作電源電壓:3.3 V