- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69032 > MCF54417CMJ250 (FREESCALE SEMICONDUCTOR INC) MICROPROCESSOR, PBGA256 PDF資料下載
參數(shù)資料
| 型號： | MCF54417CMJ250 |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | MICROPROCESSOR, PBGA256 |
| 封裝： | 12 X 12 MM, ROHS COMPLAINT, MAPBGA-256 |
| 文件頁數(shù)： | 36/60頁 |
| 文件大?。?/td> | 1107K |
| 代理商： | MCF54417CMJ250 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁當前第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
Electrical characteristics
MCF5441x ColdFire Microprocessor Data Sheet, Rev. 6
Preliminary—Subject to Change Without Notice
Freescale Semiconductor
41
Figure 24. SmartCard interface power-down AC timing
4.17
SSI timing specifications
This section provides the AC timings for the SSI in master (clocks driven) and slave modes (clocks input). All timings are given
for non-inverted serial clock polarity (SSI_TCR[TSCKP] = 0, SSI_RCR[RSCKP] = 0) and a non-inverted frame sync
(SSI_TCR[TFSI] = 0, SSI_RCR[RFSI] = 0). If the polarity of the clock and/or the frame sync have been inverted, all the timings
remain valid by inverting the clock signal (SSI_BCLK) and/or the frame sync (SSI_FS) shown in the figures below.
All SSI signals use pad type pad_msr. The following timing specifications assume a pad slew rate setting of 11 and a load of 50
pF. When the SSI_MCLK output is not used, the maximum SSI bit clock (SSI_BCLK) frequency is such that timing can also
be met at slew rate settings 10 and 01.1
Table 23. Timing requirements for power-down sequence
Num
Description
Symbol
Min
Max
Unit
1
SIM reset to SIM clock stop
Srst2clk
0.9
f
CKIL
0.8
s
2
SIM reset to SIM TX data low
Srst2dat
1.8
f
CKIL
1.2
s
3
SIM reset to SIM voltage enable low
Srst2ven
2.7
f
CKIL
1.8
s
4
SIM presence detect to SIM reset low
Spd2rst
0.9
f
CKIL
25
ns
1.These timing parameters are specified assuming maximum operating frequency and the fastest pad slew rate setting
(11). When operating this interface at lower frequencies, increase the slew rate by using the 10, 01, or 00 setting to
increase edge rise and fall times, thus reducing EMI.
SIM_PD
SIM_RST
SIM_CLK
SIM__TX
SIM_VEN
Srst2clk
Srst2dat
Srst2ven
Spd2rst
相關PDF資料 |
PDF描述 |
|---|---|
| MCF54418CMJ250 | MICROPROCESSOR, PBGA256 |
| MCF54415CMJ250 | MICROPROCESSOR, PBGA256 |
| MCIMX251AJM4A | 32-BIT, 400 MHz, MICROPROCESSOR, PBGA400 |
| MCIMX255AJM4 | 32-BIT, 400 MHz, MICROPROCESSOR, PBGA400 |
| MCIMX251AVM4 | 32-BIT, 400 MHz, MICROPROCESSOR, PBGA400 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MCF54417CMJ250 | 制造商:Freescale Semiconductor 功能描述:IC 32-BIT MPU COLDFIRE 250MHZ 256-MA |
| MCF54418CMJ250 | 功能描述:微處理器 - MPU COLDFIREV4M CORE C90LP RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MCF54418CMJ250 | 制造商:Freescale Semiconductor 功能描述:IC 32-BIT MPU COLDFIRE 250MHZ 256-MA |
| MCF5441X | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:MCF5441x ColdFire Microprocessor Data Sheet |
| MCF54450 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:ColdFire㈢ Microprocessor |
發(fā)布緊急采購，3分鐘左右您將得到回復。