- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69032 > MCF54415CMJ250 (FREESCALE SEMICONDUCTOR INC) MICROPROCESSOR, PBGA256 PDF資料下載
參數(shù)資料
| 型號： | MCF54415CMJ250 |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | MICROPROCESSOR, PBGA256 |
| 封裝： | 12 X 12 MM, ROHS COMPLAINT, MAPBGA-256 |
| 文件頁數(shù)： | 9/60頁 |
| 文件大?。?/td> | 1107K |
| 代理商： | MCF54415CMJ250 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
Pin assignments and reset states
MCF5441x ColdFire Microprocessor Data Sheet, Rev. 6
Preliminary—Subject to Change Without Notice
Freescale Semiconductor
17
VDDA_DAC_ADC
—
——
—
vddint
—
J4
VSSA_DAC_ADC
—
——
—
vssint
—
J5
VSTBY24
——
—
vddint
E14
E16
VSS
—
A1, A14,
D8, D14,
E8, F8, G4,
G8, G9,
G11, H4,
H8–11, J4,
J7, J11,
J14, K4–K6,
K11, P1,
P14
A1, A16,
D16, E8,
F7, F8,
G6–G11,
H6, H7,
H9–H11,
J6, J11,
J12, K12,
L4, L7–L12,
M5, M6, T1,
T16
1 All pins available with GPIO contain a configurable pull-up/down. This column indicates the pull devices that are enabled
automatically at reset. Pull-ups are generally only enabled on pins with their primary function, except as noted.
2 Refers to pin’s primary function.
3 For details on the available slew rates of the various pad types see section “Output Pad Loading and Slew Rate” of the MCF5441x
Data Sheet or section “Slew Rate Control Registers (SRCR_x)” in chapter “Pin-Multiplexing and Control” of the MCF5441x Reference
Manual.
4 This is tentative information — as of September 21, 2010 the 196 MAPBGA ball map has not yet been finalized.
5 Enabled as input only in oscillator bypass mode (internal crystal oscillator is disabled).
6 These pins are time-division multiplexed between the FlexBus and NFC. An arbitration mechanism determines which module drives
these pins at any point in time.
7 An internal pulldown circuit is enabled during system reset for FB_AD[10].
8 An internal pullup circuit is enabled when the system is in reset state.
9 Configurable pull that is enabled and pulled up after reset.
10 When configured for FB_A1, this pin is time-division multiplexed between the FlexBus and NFC. An arbitration mechanism
determines which module drives the pin at any point in time. When not configured as FB_A1, NFC_ALE cannot be used.
11 When configured for FB_A0, this pin is time-division multiplexed between the FlexBus and NFC. An arbitration mechanism
determines which module drives the pin at any point in time. When not configured as FB_A0, NFC_CLE cannot be used.
12 Since USB_CLKIN is a clock signal, it must be dedicated to the USB system. Do not implement this pin as dual-use.
13 When Alternate 2 is selected, then internal pullup/pulldown control will come from the MISCCR[3] register of CIM.
14 When booting from serial boot flash, the SBF function is enabled automatically. After the SBF function completes its reset sequence,
the signals are returned to GPIO functionality.
15 Automatic pull-up when SBF controls the pin during reset only. Configurable pull when UART, DSPI, or SDHC control the pin.
16 If ULPI is enabled, ULPI_DIR is available as the Alternate 2 function. If ULPI is disabled, USBO_VBUS_EN is available.
17 If ULPI is enabled, ULPI_NXT is available as the Alternate 2 function. If ULPI is disabled, USBO_VBUS_OC is available.
18 When Alternate 2 is selected, then internal pullup/pulldown control will come from the MISCCR[2] register of CIM.
19 UARTx_TXD pad can act as RXD(input) pad when UART One Wire mode is enabled.
20 These RMII functions are selected by the mode chosen by the MAC-NET, not by the pin-multiplexing and control (GPIO) module.
21 Configurable pull that is enabled and pulled down after reset.
Table 5. MCF5441x Signal information and muxing (continued)
Signal name
GPIO
Alternate 1
Alternate 2
Pu
llu
p
(U)
1
Pu
ll
d
o
wn
(D
)
Direc
tion
2
Vo
lt
a
g
e
d
o
m
a
in
Pa
d
t
y
p
e
3
19
6
MAPBGA
4
2
56
MAPBGA
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MCIMX251AJM4A | 32-BIT, 400 MHz, MICROPROCESSOR, PBGA400 |
| MCIMX255AJM4 | 32-BIT, 400 MHz, MICROPROCESSOR, PBGA400 |
| MCIMX251AVM4 | 32-BIT, 400 MHz, MICROPROCESSOR, PBGA400 |
| MCIMX27VOP4 | 32-BIT, 400 MHz, MICROPROCESSOR, PBGA404 |
| MCIMX31DVKN5D | 32-BIT, 532 MHz, MICROPROCESSOR, PBGA457 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MCF54415CMJ250 | 制造商:Freescale Semiconductor 功能描述:IC 32-BIT MCU COLDFIRE 250MHZ 256-MA |
| MCF54416CMJ250 | 功能描述:微處理器 - MPU COLDFIREV4M CORE C90LP RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MCF54416CMJ250 | 制造商:Freescale Semiconductor 功能描述:IC 32-BIT MPU COLDFIRE 250MHZ 256-MA |
| MCF54417CMJ250 | 功能描述:微處理器 - MPU COLDFIREV4M CORE C90LP RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MCF54417CMJ250 | 制造商:Freescale Semiconductor 功能描述:IC 32-BIT MPU COLDFIRE 250MHZ 256-MA |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。