LIST OF TABLES (Continued)
Figure
Page
Number
Title
Number
xxii
MCF5206 USERS MANUAL Rev 1.0
MOTOROLA
5-1.
Memory Map of SIM Registers ....................................................................... 5-2
5-2.
Examples of Typical RAMBAR Settings ......................................................... 5-4
6-1.
SIZx Encoding................................................................................................. 6-2
6-2.
Transfer Type Encoding.................................................................................. 6-3
6-3.
ATM Encoding ................................................................................................ 6-3
6-4.
Chip Select, DRAM and Default Memory Address Decoding Priority ............. 6-7
6-5.
SIZx Encoding for Burst- and Bursting-Inhibited Ports ................................... 6-9
6-6.
Address Offset Encoding ................................................................................ 6-9
6-7.
Data Bus Requirement for Read Cycles ......................................................... 6-9
6-8.
Internal to External Data Bus Multiplexer - Write Cycle ................................ 6-12
6-9.
SIZx Encoding for Burst- and Bursting-Inhibited Ports ................................. 6-18
6-10.
MCF5206 Two-Wire Bus Arbitration Protocol Transition Conditions ............ 6-59
6-11.
MCF5206 Two-Wire Arbitration Protocol State Diagram .............................. 6-60
6-12.
MCF5206 Three-Wire Bus Arbitration Protocol Transition Conditions.......... 6-65
6-13.
MCF5206 Three-Wire Arbitration Protocol State Diagram............................ 6-66
6-14.
Signal Source During Alternate Master Accesses ........................................ 6-68
7-1.
Interrupt Levels for Encoded External Interrupts ............................................ 7-4
7-2.
Interrupt Control Register Assignments ........................................................ 7-10
7-3.
Interrupt Mask Register Bit Assignments...................................................... 7-11
7-4.
Interrupt Pending Register Bit Assignments ................................................. 7-12
7-5.
PAR3 - PAR0 Pin Assignment ...................................................................... 7-17
8-1.
Data Bus Byte Write-Enable Signals .............................................................. 8-2
8-2.
Maximum Memory Bank Sizes ....................................................................... 8-4
8-3.
Chip-select, DRAM and Default Memory Address Decoding Priority ............. 8-6
8-4.
Memory Map of Chip-select Registers.......................................................... 8-27
8-5.
BA Field Comparisons for Alternate Master Transfers ................................. 8-29
8-6.
IRQ4 and IRQ1 Selection of CS[0] Port Size................................................. 8-32
8-7.
IRQ7 Selection of CS[0] Acknowledge Generation....................................... 8-32
8-8.
Port Size Encodings...................................................................................... 8-34
8-9.
Port Size Encodings...................................................................................... 8-40
9-1.
Data Direction Register Bit Assignments ........................................................ 9-2
9-2.
Data Register Bit Assignments ....................................................................... 9-3
10-1.
CAS Assertion............................................................................................... 10-2
10-2.
Maximum DRAM Bank Sizes......................................................................... 10-3
10-3.
DRAM Bank Programming Example 1 .......................................................... 10-6
10-4.
Chip-select, DRAM and Default Memory Address Decoding Priority ........... 10-7
10-5.
DRAM Bank Programming Example 2 .......................................................... 10-8
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.