參數(shù)資料
型號(hào): MC9328MXLDVM15
廠商: Freescale Semiconductor
文件頁(yè)數(shù): 50/90頁(yè)
文件大?。?/td> 0K
描述: IC MCU I.MX 150MHZ 256-MAPBGA
標(biāo)準(zhǔn)包裝: 152
系列: i.MXL
核心處理器: ARM9
芯體尺寸: 32-位
速度: 150MHz
連通性: EBI/EMI,I²C,MMC/SD,SPI,SSI,UART/USART,USB
外圍設(shè)備: DMA,I²S,LCD,POR,PWM,WDT
輸入/輸出數(shù): 97
程序存儲(chǔ)器類型: ROMless
電壓 - 電源 (Vcc/Vdd): 1.7 V ~ 3.3 V
振蕩器型: 外部
工作溫度: -30°C ~ 70°C
封裝/外殼: 256-LFBGA
包裝: 托盤
Functional Description and Application Information
MC9328MXL Technical Data, Rev. 8
54
Freescale Semiconductor
4.4.4
Non-TFT Panel Timing
Figure 33. Non-TFT Panel Timing
4.5
SPI Timing Diagrams
To use the internal transmit (TX) and receive (RX) data FIFOs when the SPI 1 module is configured as a
master, two control signals are used for data transfer rate control: the SS signal (output) and the SPI_RDY
signal (input). The SPI1 Sample Period Control Register (PERIODREG1) and the SPI2 Sample Period
Control Register (PERIODREG2) can also be programmed to a fixed data transfer rate for either SPI 1 or
SPI 2. When the SPI 1 module is configured as a slave, the user can configure the SPI1 Control Register
(CONTROLREG1) to match the external SPI master’s timing. In this configuration, SS becomes an input
signal, and is used to latch data into or load data out to the internal data shift registers, as well as to
increment the data FIFO. Figure 34 through Figure 38 show the timing relationship of the master SPI using
different triggering mechanisms.
Table 17. Non TFT Panel Timing Diagram
Symbol
Parameter
Allowed Register
Minimum Value1, 2
1 Maximum frequency of LCDC_CLK is 48 MHz, which is controlled by Peripheral Clock Divider Register.
2 Maximum frequency of SCLK is HCLK / 5, otherwise LD output will be wrong.
Actual Value
Unit
T1
HSYN to VSYN delay3
3 VSYN, HSYN and SCLK can be programmed as active high or active low. In the above timing diagram, all
these 3 signals are active high.
0HWAIT2+2
Tpix4
4 Tpix is the pixel clock period which equals LCDC_CLK period * (PCD + 1).
T2
HSYN pulse width
0
HWIDTH+1
Tpix
T3
VSYN to SCLK
0
≤ T3 ≤ Ts5
5 Ts is the shift clock period. Ts = Tpix * (panel data bus width).
T4
SCLK to HSYN
0
HWAIT1+1
Tpix
T1
T2
T4
T3
XMAX
VSYN
SCLK
HSYN
LD[15:0]
T2
T1
Ts
相關(guān)PDF資料
PDF描述
UTS014E19P CONN RCPT SQ FLANGE 19POS W/PIN
VE-B3W-IW-B1 CONVERTER MOD DC/DC 5.5V 100W
VE-B3V-IW-B1 CONVERTER MOD DC/DC 5.8V 100W
MK53DX256ZCLQ10 IC ARM CORTEX MCU 256KB 144LQFP
VE-B3N-IX-B1 CONVERTER MOD DC/DC 18.5V 75W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC9328MXLDVM15R2 功能描述:處理器 - 專門應(yīng)用 DRAGONBALL CORSICA PB-FR RoHS:否 制造商:Freescale Semiconductor 類型:Multimedia Applications 核心:ARM Cortex A9 處理器系列:i.MX6 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:1 GHz 指令/數(shù)據(jù)緩存: 數(shù)據(jù) RAM 大小:128 KB 數(shù)據(jù) ROM 大小: 工作電源電壓: 最大工作溫度:+ 95 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MAPBGA-432
MC9328MXLDVM20 功能描述:處理器 - 專門應(yīng)用 DRAGONBALL CORSICA PB-FR RoHS:否 制造商:Freescale Semiconductor 類型:Multimedia Applications 核心:ARM Cortex A9 處理器系列:i.MX6 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:1 GHz 指令/數(shù)據(jù)緩存: 數(shù)據(jù) RAM 大小:128 KB 數(shù)據(jù) ROM 大小: 工作電源電壓: 最大工作溫度:+ 95 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MAPBGA-432
MC9328MXLDVM20R2 功能描述:處理器 - 專門應(yīng)用 DRAGONBALL CORSICA PB-FR RoHS:否 制造商:Freescale Semiconductor 類型:Multimedia Applications 核心:ARM Cortex A9 處理器系列:i.MX6 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:1 GHz 指令/數(shù)據(jù)緩存: 數(shù)據(jù) RAM 大小:128 KB 數(shù)據(jù) ROM 大小: 工作電源電壓: 最大工作溫度:+ 95 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MAPBGA-432
MC9328MXLDVP15 功能描述:處理器 - 專門應(yīng)用 DRAGONBALL MXL 225 PB-FR RoHS:否 制造商:Freescale Semiconductor 類型:Multimedia Applications 核心:ARM Cortex A9 處理器系列:i.MX6 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:1 GHz 指令/數(shù)據(jù)緩存: 數(shù)據(jù) RAM 大小:128 KB 數(shù)據(jù) ROM 大小: 工作電源電壓: 最大工作溫度:+ 95 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MAPBGA-432
MC9328MXLDVP15R2 制造商:Freescale Semiconductor 功能描述:APPLICATIONS PROCESSOR 225-PIN MA-BGA T/R - Tape and Reel