參數(shù)資料
型號(hào): MC9328MX1DVM15
廠(chǎng)商: Freescale Semiconductor
文件頁(yè)數(shù): 69/100頁(yè)
文件大?。?/td> 0K
描述: IC MCU I.MX 150MHZ 256-MAPBGA
標(biāo)準(zhǔn)包裝: 152
系列: i.MX1
核心處理器: ARM9
芯體尺寸: 32-位
速度: 150MHz
連通性: EBI/EMI,I²C,MMC,智能卡,SPI,SSI,UART/USART,USB
外圍設(shè)備: DMA,I²S,LCD,POR,PWM,WDT
輸入/輸出數(shù): 110
程序存儲(chǔ)器類(lèi)型: ROMless
電壓 - 電源 (Vcc/Vdd): 1.7 V ~ 3.3 V
振蕩器型: 外部
工作溫度: -30°C ~ 70°C
封裝/外殼: 256-MAPBGA
包裝: 托盤(pán)
Functional Description and Application Information
MC9328MX1 Technical Data, Rev. 7
70
Freescale Semiconductor
Figure 48. Timing Diagrams at Identification Mode
After a card receives its RCA, it switches to data transfer mode. As shown on the first diagram in
Figure 49, SD_CMD lines in this mode are driven with push-pull drivers. The command is followed by a
period of two Z bits (allowing time for direction switching on the bus) and then by P bits pushed up by the
responding card. The other two diagrams show the separating periods NRC and NCC.
Figure 49. Timing Diagrams at Data Transfer Mode
Figure 50 shows basic read operation timing. In a read operation, the sequence starts with a single block
read command (which specifies the start address in the argument field). The response is sent on the
SD_CMD lines as usual. Data transmission from the card starts after the access time delay NAC, beginning
from the last bit of the read command. If the system is in multiple block read mode, the card sends a
continuous flow of data blocks with distance NAC until the card sees a stop transmission command. The
data stops two clock cycles after the end bit of the stop command.
SET_RCA Timing
Identification Timing
Host Command
CID/OCR
NID cycles
CMD
Content
S T
E Z
Z S T
Content
Z Z
******
CRC
Z
Host Command
CID/OCR
NCR cycles
CMD
Content
S T
E Z
Z S T
Content
Z Z
******
CRC
Z
Timing of command sequences (all modes)
Timing response end to next CMD start (data transfer mode)
Command response timing (data transfer mode)
Host Command
Response
NCR cycles
CMD
Content
S T
E Z Z P
P S T
Content
CRC E Z Z
******
CRC
Z
Response
Host Command
NRC cycles
CMD
Content
S T
E Z
Z S T
Content
CRC E Z Z
******
CRC
Z
Host Command
NCC cycles
CMD
Content
S T
E Z
Z S T
Content
CRC E Z Z
******
CRC
Z
相關(guān)PDF資料
PDF描述
MCIMX31CVMN4D IC MPU I.MX31 AUTO 473MAPBGA
VE-26D-CU CONVERTER MOD DC/DC 85V 200W
VE-260-CU CONVERTER MOD DC/DC 5V 200W
JBXFD2G02MCSDSMR CONN PLUG 2POS STRAIGHT CRIMP
VE-25H-CU CONVERTER MOD DC/DC 52V 200W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC9328MX1DVM15R2 功能描述:處理器 - 專(zhuān)門(mén)應(yīng)用 DRAGONBALL MX1 RoHS:否 制造商:Freescale Semiconductor 類(lèi)型:Multimedia Applications 核心:ARM Cortex A9 處理器系列:i.MX6 數(shù)據(jù)總線(xiàn)寬度:32 bit 最大時(shí)鐘頻率:1 GHz 指令/數(shù)據(jù)緩存: 數(shù)據(jù) RAM 大小:128 KB 數(shù)據(jù) ROM 大小: 工作電源電壓: 最大工作溫度:+ 95 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MAPBGA-432
MC9328MX1DVM20 功能描述:處理器 - 專(zhuān)門(mén)應(yīng)用 DRAGONBALL MX1 RoHS:否 制造商:Freescale Semiconductor 類(lèi)型:Multimedia Applications 核心:ARM Cortex A9 處理器系列:i.MX6 數(shù)據(jù)總線(xiàn)寬度:32 bit 最大時(shí)鐘頻率:1 GHz 指令/數(shù)據(jù)緩存: 數(shù)據(jù) RAM 大小:128 KB 數(shù)據(jù) ROM 大小: 工作電源電壓: 最大工作溫度:+ 95 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MAPBGA-432
MC9328MX1DVM20R2 功能描述:處理器 - 專(zhuān)門(mén)應(yīng)用 DRAGONBALL MX1 RoHS:否 制造商:Freescale Semiconductor 類(lèi)型:Multimedia Applications 核心:ARM Cortex A9 處理器系列:i.MX6 數(shù)據(jù)總線(xiàn)寬度:32 bit 最大時(shí)鐘頻率:1 GHz 指令/數(shù)據(jù)緩存: 數(shù)據(jù) RAM 大小:128 KB 數(shù)據(jù) ROM 大小: 工作電源電壓: 最大工作溫度:+ 95 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MAPBGA-432
MC9328MX1P/D 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:i.MX Integrated Portable System Processor
MC9328MX1S 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:i.MX Integrated Portable System Processor