參數(shù)資料
型號: MC9328MX1CVM15R2
廠商: FREESCALE SEMICONDUCTOR INC
元件分類: 微控制器/微處理器
英文描述: 32-BIT, 150 MHz, RISC PROCESSOR, PBGA256
封裝: 14 X 14 MM, 1.30 MM HEIGHT, 0.80 MM PITCH, ROHS COMPLIANT, MAPBGA-256
文件頁數(shù): 20/100頁
文件大?。?/td> 1267K
代理商: MC9328MX1CVM15R2
Functional Description and Application Information
MC9328MX1 Technical Data, Rev. 7
26
Freescale Semiconductor
4.2
DPLL Timing Specifications
Parameters of the DPLL are given in Table 10. In this table, Tref is a reference clock period after the
pre-divider and Tdck is the output double clock period.
Table 9. Trace Port Timing Diagram Parameter Table
Ref No.
Parameter
1.8 ± 0.1 V
3.0 ± 0.3 V
Unit
Minimum
Maximum
Minimum
Maximum
1
CLK frequency
0
85
0
100
MHz
2a
Clock high time
1.3
2
ns
2b
Clock low time
3
2
ns
3a
Clock rise time
4
3
ns
3b
Clock fall time
3
3
ns
4a
Output hold time
2.28
2
ns
4b
Output setup time
3.42
3
ns
Table 10. DPLL Specifications
Parameter
Test Conditions
Minimum
Typical
Maximum
Unit
DPLL input clock freq range
Vcc = 1.8V
5
100
MHz
Pre-divider output clock
freq range
Vcc = 1.8V
5–
30
MHz
DPLL output clock freq range
Vcc = 1.8V
80
220
MHz
Pre-divider factor (PD)
1
16
Total multiplication factor (MF)
Includes both integer and fractional parts
5
15
MF integer part
5
15
MF numerator
Should be less than the denominator
0
1022
MF denominator
1
1023
Pre-multiplier lock-in time
312.5
μsec
Freq lock-in time after
full reset
FOL mode for non-integer MF
(does not include pre-multi lock-in time)
250
280
(56
μs)
300
Tref
Freq lock-in time after
partial reset
FOL mode for non-integer MF (does not
include pre-multi lock-in time)
220
250
(50
μs)
270
Tref
Phase lock-in time after
full reset
FPL mode and integer MF (does not include
pre-multi lock-in time)
300
350
(70
μs)
400
Tref
Phase lock-in time after
partial reset
FPL mode and integer MF (does not include
pre-multi lock-in time)
270
320
(64
μs)
370
Tref
Freq jitter (p-p)
0.005
(0.01%)
0.01
2Tdck
Because
of
an
order
from
the
United
States
International
Trade
Commission,
BGA-packaged
product
lines
and
part
numbers
indicated
here
currently
are
not
available
from
Freescale
for
import
or
sale
in
the
United
States
prior
to
September
2010:
i.MX1
Product
Family
相關(guān)PDF資料
PDF描述
MC9328MX1VM20R2 32-BIT, 200 MHz, RISC PROCESSOR, PBGA256
MC9328MX1CVM15 32-BIT, 150 MHz, RISC PROCESSOR, PBGA256
MC9328MX1VM15R2 32-BIT, 150 MHz, RISC PROCESSOR, PBGA256
MC9328MX1VM20R2 200 MHz, RISC PROCESSOR, PBGA256
MC9328MX1DVM20R2 200 MHz, RISC PROCESSOR, PBGA256
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC9328MX1DVH20 功能描述:IC MCU I.MX 200MHZ 256-MAPBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:i.MX1 標(biāo)準(zhǔn)包裝:250 系列:56F8xxx 核心處理器:56800E 芯體尺寸:16-位 速度:60MHz 連通性:CAN,SCI,SPI 外圍設(shè)備:POR,PWM,溫度傳感器,WDT 輸入/輸出數(shù):21 程序存儲器容量:40KB(20K x 16) 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:6K x 16 電壓 - 電源 (Vcc/Vdd):2.25 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 6x12b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 125°C 封裝/外殼:48-LQFP 包裝:托盤 配用:MC56F8323EVME-ND - BOARD EVALUATION MC56F8323
MC9328MX1DVH20R2 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Motorola Inc 功能描述:
MC9328MX1DVM15 功能描述:處理器 - 專門應(yīng)用 DRAGONBALL MX1 RoHS:否 制造商:Freescale Semiconductor 類型:Multimedia Applications 核心:ARM Cortex A9 處理器系列:i.MX6 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:1 GHz 指令/數(shù)據(jù)緩存: 數(shù)據(jù) RAM 大小:128 KB 數(shù)據(jù) ROM 大小: 工作電源電壓: 最大工作溫度:+ 95 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MAPBGA-432
MC9328MX1DVM15R2 功能描述:處理器 - 專門應(yīng)用 DRAGONBALL MX1 RoHS:否 制造商:Freescale Semiconductor 類型:Multimedia Applications 核心:ARM Cortex A9 處理器系列:i.MX6 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:1 GHz 指令/數(shù)據(jù)緩存: 數(shù)據(jù) RAM 大小:128 KB 數(shù)據(jù) ROM 大小: 工作電源電壓: 最大工作溫度:+ 95 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MAPBGA-432
MC9328MX1DVM20 功能描述:處理器 - 專門應(yīng)用 DRAGONBALL MX1 RoHS:否 制造商:Freescale Semiconductor 類型:Multimedia Applications 核心:ARM Cortex A9 處理器系列:i.MX6 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:1 GHz 指令/數(shù)據(jù)緩存: 數(shù)據(jù) RAM 大小:128 KB 數(shù)據(jù) ROM 大小: 工作電源電壓: 最大工作溫度:+ 95 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MAPBGA-432