
MC92460 Product Summary Page
Search
Semiconductors
MC92460 : Multichannel HDLC Controller Peripheral
The MC92460 is a 40-channel, high-level data link controller (HDLC) with an aggregate throughput of up
to 2 Gbps across a synchronous optical network (SONET). A total of eight of these peripheral devices can
be connected to the 60x bus of the MPC8260 or the MPC603e.
Applications for the MPC92460 include remote access concentrators, frame relay switches, high-speed
direct links, regional office routers, DSLAM (xDSL) and internet access equipment, and uses in the cellular
infrastructure.e.
MC92460 Features
Major features of the MC92460 include the following:
q
Controllers
r
Maximum throughput of up to 2 Gbps; individual controllers operating up to 66.7 Mbps
r
All communication controllers operating in asynchronous mode
q
HDLC Channels
r
40 dedicated full-duplex HDLC channels
r
Each HDLC channel supporting a maximum of 66.7 Mbps
r
A default of 64 buffer descriptors per channel (32 TxBD + 32 RxBD) or 4096 total buffer
descriptors
r
Configurable number of buffer descriptors in each channel (minimum of 0, maximum of
4096)
q
Buffering
r
32-Kbyte on-chip dual port RAM for buffer descriptors
r
A default of 64 buffer descriptors per channel (32 TxBD + 32 RxBD) or 4096 total buffer
descriptors
r
256 Kbits on-chip memory for data buffers
r
256-Kbit communication buffer storing up to 819 bytes per frame
r
Maximum buffer length of 64 Kbytes
r
80 channel virtual DMA functionality executing between off-chip memory and the
communications buffer
q
Framing
r
Programmable frame size (maximum 64 Kbytes)
r
Flexible buffers and multiple buffers per frame
r
Separate interrupts for frames and buffers (Tx and Rx)
r
Received frames threshold to reduce interrupt overhead
r
Flag/abort/idle generation and detection
r
Zero insertion and deletion
r
16- or 32-bit CRC-CCITT generation and checking
r
Detection of non-connected aligned frames
r
Detection of too-long frames
r
Programmable flags (0-15) between successive frames
r
Automatic retransmission in case of collision
r
Echo and local loopback mode for testing
q
Master interface unit
r
Directly connects with 64-bit data, 32-bit address 60x bus
Page Contents:
Other Info:
Rate this Page
--
-
0
+
++
file:///F|/imaging/BITTING/CF_PROCESS/CPL/11252003/MOTO/MC92460EC.htm (1 of 3) [28-Nov-03 5:52:49 PM]
Submit