143
7593L–AVR–09/12
AT90USB64/128
15.10.17 TIMSK1 – Timer/Counter1 Interrupt Mask Register
15.10.18 TIMSK3 – Timer/Counter3 Interrupt Mask Register
Bit 5 – ICIEn: Timer/Countern, Input Capture Interrupt Enable
When this bit is written to one, and the I-flag in the Status Register is set (interrupts globally
enabled), the Timer/Countern Input Capture interrupt is enabled. The corresponding Interrupt
Bit 3 – OCIEnC: Timer/Countern, Output Compare C Match Interrupt Enable
When this bit is written to one, and the I-flag in the Status Register is set (interrupts globally
enabled), the Timer/Countern Output Compare C Match interrupt is enabled. The corresponding
TIFRn, is set.
Bit 2 – OCIEnB: Timer/Countern, Output Compare B Match Interrupt Enable
When this bit is written to one, and the I-flag in the Status Register is set (interrupts globally
enabled), the Timer/Countern Output Compare B Match interrupt is enabled. The corresponding
TIFRn, is set.
Bit 1 – OCIEnA: Timer/Countern, Output Compare A Match Interrupt Enable
When this bit is written to one, and the I-flag in the Status Register is set (interrupts globally
enabled), the Timer/Countern Output Compare A Match interrupt is enabled. The corresponding
TIFRn, is set.
Bit 0 – TOIEn: Timer/Countern, Overflow Interrupt Enable
When this bit is written to one, and the I-flag in the Status Register is set (interrupts globally
enabled), the Timer/Countern Overflow interrupt is enabled. The corresponding Interrupt Vector
15.10.19 TIFR1 – Timer/Counter1 Interrupt Flag Register
15.10.20 TIFR3 – Timer/Counter3 Interrupt Flag Register
Bit
7
65
43
2
1
0
–
–ICIE1
–
OCIE1C
OCIE1B
OCIE1A
TOIE1
TIMSK1
Read/write
R
R/W
R
R/W
Initial value
0
Bit
7
65
43
2
1
0
–
–ICIE3
–
OCIE3C
OCIE3B
OCIE3A
TOIE3
TIMSK3
Read/write
R
R/W
R
R/W
Initial value
0
Bit
7
65
43
21
0
–
–ICF1
–
OCF1C
OCF1B
OCF1A
TOV1
TIFR1
Read/write
R
R/W
R
R/W
Initial value
00
Bit
7
65
43
21
0
–
–ICF3
–
OCF3C
OCF3B
OCF3A
TOV3
TIFR3
Read/write
R
R/W
R
R/W
Initial value
00