- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376153 > MC80C0216 (Electronic Theatre Controls, Inc.) 8-BIT SINGLE-CHIP MICROCONTROLLERS PDF資料下載
參數(shù)資料
| 型號(hào)： | MC80C0216 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 元件分類： | 8位微控制器 |
| 英文描述： | 8-BIT SINGLE-CHIP MICROCONTROLLERS |
| 中文描述： | 8位單晶片微控制器 |
| 文件頁(yè)數(shù)： | 98/128頁(yè) |
| 文件大?。?/td> | 1408K |
| 代理商： | MC80C0216 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)當(dāng)前第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)
MC80F0208/16/24
Preliminary
94
MAR. 2005 Ver 0.2
20. OPERATION MODE
The system clock controller starts or stops the main-frequency
clock oscillator. The operating mode is generally divided into the
main active mode. Figure 20-1 shows the operating mode transi-
tion diagram.
System clock control is performed by the system clock mode reg-
ister, SCMR. During reset, this register is initialized to “0” so that
the main-clock operating mode is selected.
Main Active Mode
This mode is fast-frequency operating mode. The CPU and the
peripheral hardware are operated on the high-frequency clock. At
reset release, this mode is invoked.
SLEEP Mode
In this mode, the CPU clock stops while peripherals and the os-
cillation source continues to operate normally.
STOP Mode
In this mode, the system operations are all stopped, holding the
internal states valid immediately before the stop at the low power
consumption level. The main oscillation source stops, but the sub
clock oscillation and watch timer by sub clock and RC-oscillated
watchdog timer don’t stop.
Figure 20-1 Operating Mode
20.1 Operation Mode Switching
In the Main active mode, only the high-frequency clock oscillator
is used. In the Sub active mode, the low-frequency clock oscilla-
tion is used, so the low power voltage operation or the low power
consumption operation can be enabled. Instruction execution
does not stop during the change of operation mode. In this case,
some peripheral hardware capabilities may be affected. For de-
tails, refer to the description of the relevant operation.
The following describes the switching between the Main active
mode and the Sub active mode. During reset, the system clock
mode register is initialized at the Main active mode. It must be set
to the Sub active mode for reducing the power consumption.
Shifting from the Normal operation to the SLEEP mode
If the CPU clock stops and the SLEEP mode is invoked, the CPU
stops while other peripherals are operate normally.
The ways of release from this mode are by setting the RESET pin
to low and all available interrupts. For more detail, See "21.
POWER SAVING OPERATION" on page 95.
Shifting from the Normal operation to the STOP mode
If the main-frequency clock oscillation stops and the STOP mode
is invoked, the CPU stops and other peripherals are stop too. But
sub-frequency clock oscillation operate continuously if enabled
previously. After the STOP operation is released by reset, the op-
eration mode is changed to Main active mode.
The methods of release from this mode are Reset, Watch Timer,
Timer/Event counter, SIO(External clock), UART, and External
Interrupt.
For more details, see "21. POWER SAVING OPERATION" on
page 95.
Note:
In the STOP and SLEEP operating modes, the pow-
er consumption by the oscillator and the internal hardware
is reduced. However, the power for the pin interface (de-
pending on external circuitry and program) is not directly
associated with the low-power consumption operation. This
must be considered in system design as well as interface
circuit design.
Main Active
Mode
Main : Oscillation or Stop
Sub : Oscillation
System Clock : Stop
Main : Oscillation
Sub : Oscillation or stop
System Clock : Main
Stop / Sleep
Mode
* Note1 / * Note2
* Note1 : Stop released by Reset,
Watch Timer, Watchdog Timer
Timer(event counter), External interrupt,
SIO (External clock), UART0, UART1
* Note2 : Sleep released by
Reset, or All interrupts
* Note3
* Note3 :
1) Stop mode Admission
LDM SSCR, #5AH
STOP
NOP
NOP
2) Sleep mode Admission
LDM SSCR, #0FH
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC80C0216K | 8-BIT SINGLE-CHIP MICROCONTROLLERS |
| MC80C0216Q | 8-BIT SINGLE-CHIP MICROCONTROLLERS |
| MC80C0224 | 8-BIT SINGLE-CHIP MICROCONTROLLERS |
| MC80C0224K | 8-BIT SINGLE-CHIP MICROCONTROLLERS |
| MC80C0224Q | 8-BIT SINGLE-CHIP MICROCONTROLLERS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC80C0216K | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-BIT SINGLE-CHIP MICROCONTROLLERS |
| MC80C0216Q | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-BIT SINGLE-CHIP MICROCONTROLLERS |
| MC80C0224 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-BIT SINGLE-CHIP MICROCONTROLLERS |
| MC80C0224K | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-BIT SINGLE-CHIP MICROCONTROLLERS |
| MC80C0224Q | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-BIT SINGLE-CHIP MICROCONTROLLERS |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。