- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371067 > MC74HC646N (MOTOROLA INC) Octal 3-State Bus Transeceivers and D Flip-Flops PDF資料下載
參數(shù)資料
| 型號(hào)： | MC74HC646N |
| 廠商： | MOTOROLA INC |
| 元件分類： | 通用總線功能 |
| 英文描述： | Octal 3-State Bus Transeceivers and D Flip-Flops |
| 中文描述： | HC/UH SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDIP24 |
| 封裝： | PLASTIC, DIP-24 |
| 文件頁(yè)數(shù)： | 2/14頁(yè) |
| 文件大?。?/td> | 328K |
| 代理商： | MC74HC646N |
第1頁(yè)當(dāng)前第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)
MOTOROLA
High–Speed CMOS Logic Data
DL129 — Rev 6
3–2
Power Dissipation in Still Air,Plastic or Ceramic DIP
750
mW
* Maximum Ratings are those values beyond which damage to the device may occur.
Functional operation should be restricted to the Recommended Operating Conditions.
Derating — Plastic DIP: –10 mW/ C from 65 to 125 C
Ceramic DIP: –10 mW/ C from 100 to 125 C
SOIC Package: – 7 mW/ C from 65 to 125 C
For high frequency or heavy load considerations, see Chapter 2 of the Motorola High–Speed CMOS Data Book (DL129/D).
(Ceramic DIP)
300
Vin, Vout
TA
tr, tf
DC Supply Voltage (Referenced to GND)
DC Input Voltage, Output Voltage (Referenced to GND)
2.0
0
6.0
VCC
+ 125
V
V
Operating Temperature, All Package Types
– 55
C
Input Rise and Fall Time
0
0
1000
400
ns
VCC = 2.0 V
Symbol
Parameter
Test Conditions
V
– 55 to
25 C
85 C
1.5
4.2
4.2
125 C
1.5
4.2
VIH
Minimum High–Level Input
Vout = 0.1 V or VCC – 0.1 V
2.0
6.0
1.5
Unit
VIL
Maximum Low–Level Input
Vout = 0.1 V or VCC – 0.1 V
2.0
0.3
0.3
0.3
V
Minimum High–Level Output
Voltage
|Iout|
20
A
2.0
4.5
1.9
4.4
1.9
4.4
1.9
4.4
V
7.8 mA
5.48
5.34
5.20
V
VOL
Maximum Low–Level Output
Vin = VIH or VIL
|Iout|
6.0
2.0
6.0
0.1
0.1
0.1
0.1
0.1
0.1
6.0 mA
0.26
0.33
0.40
V
4.5
This device contains protection
circuitry to guard against damage
due to high static voltages or electric
fields. However, precautions must
be taken to avoid applications of any
voltage higher than maximum rated
voltages to this high–impedance cir-
cuit. For proper operation, Vin and
Vout should be constrained to the
range GND (Vin or Vout)
Unused inputs must always be
tied to an appropriate logic voltage
level (e.g., either GND or VCC).
Unused outputs must be left open.
I/O pins must be connected to a
properly terminated line or bus.
VCC.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC74HC7266A | SMPS Controller; Package: SOIC; No of Pins: 8; Container: Tape & Reel |
| MC74HC7266AD | SMPS Controller |
| MC74HC7266ADT | SMPS Controller |
| MC74HC7266AN | SMPS Controller |
| MC74HC7266D | Quad 2-Input Exclusive NOR Gate |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC74HC688N | 制造商:ON Semiconductor 功能描述: |
| MC74HC7266AD | 制造商:ON Semiconductor 功能描述: |
| MC74HC7266AF | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| MC74HC7266AFEL | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| MC74HC7266AFR1 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。