參數(shù)資料
型號: MC705L16CFUE
廠商: Freescale Semiconductor
文件頁數(shù): 118/146頁
文件大?。?/td> 0K
描述: IC MCU 8BIT EPROM 80-QFP
標(biāo)準(zhǔn)包裝: 84
系列: HC05
核心處理器: HC05
芯體尺寸: 8-位
速度: 2.1MHz
連通性: SPI
外圍設(shè)備: LCD,POR,WDT
輸入/輸出數(shù): 16
程序存儲器容量: 16KB(16K x 8)
程序存儲器類型: OTP
RAM 容量: 512 x 8
電壓 - 電源 (Vcc/Vdd): 3 V ~ 5.5 V
振蕩器型: 內(nèi)部
工作溫度: -40°C ~ 85°C
封裝/外殼: 80-QFP
包裝: 托盤
Registers
MC68HC05L16 MC68HC705L16 Data Sheet, Rev. 4.1
Freescale Semiconductor
73
8.6 Registers
Three registers in the SSPI provide control, status, and data storage functions. They are:
Serial peripheral control register, SPCR location $000A
Serial peripheral status register, SPSR location $000B
Serial peripheral data register, SPDR location $000C
8.6.1 Serial Peripheral Control Register
SPIE — SSPI Interrupt Enable
If the serial peripheral interrupt enable (SPIE) bit is set, an interrupt is generated when SPIF in the
SPSR is set and I bit (interrupt mask bit) in the condition code register (CCR) is clear.
During stop mode, an SSPI request is accepted only in slave mode. Interrupt in master mode will be
pending until stop mode is exited. STOP instruction does not change SPIF and SPIE.
0 = Disable SSPI interrupt
1 = Enable SSPI interrupt
SPE — SSPI Enable
When the SSPI enable (SPE) bit is set, the SSPI system is enabled and connected to the port C pins.
Clearing the SPE bit initializes all control logic in the SSPI modules and disconnects the SSPI from
port C pins.
This bit is cleared on reset.
0 = Disable SSPI
1 = Enable SSPI
DORD — Data Transmission ORDer
When this bit is set, the data in the 8-bit shift register (SPDR) is shifted in/out from the LSB. When this
bit is cleared, the data in the SPDR is shifted in/out from the MSB.
This bit is cleared on reset.
0 = MSB first
1 = LSB first
MSTR — MaSTeR Mode Select
The MSTR bit determines whether the device is in master mode or slave mode.
In master mode (MSTR = 1), the SCK pin is configured as an output and the serial clock is generated
by the internal clock generator when the CPU writes to the SPDR.
In slave mode (MSTR = 0), the SCK pin is configured as an input and the serial clock is applied
externally. This bit is cleared on reset.
0 = Slave mode
1 = Master mode
Address:
$000A
Bit 7
654321
Bit 0
Read:
SPIE
SPE
DORD
MSTR
0
SPR
Write:
Reset:
00000000
Figure 8-4. Serial Peripheral Control Register (SPCR)
相關(guān)PDF資料
PDF描述
MC705X32VFUE IC MCU 8BIT 32K FLASH 64-QFP
MC711P2CFNE3 IC MCU 8BIT 84-PLCC
MC7410VU450NE IC MPU RISC 32BIT 360-FCCBGA
MC7447AVU1333LB IC MPU RISC 32BIT 360-BGA
MC7448VS600ND IC MPU RISC 600MHZ 360-FCCLGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC705P6ACDWE 功能描述:8位微控制器 -MCU MCU 176 BYTES RAM A/D RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
MC705P6ACDWE 制造商:Freescale Semiconductor 功能描述:8-Bit Microcontroller IC
MC705P6ACDWER 功能描述:IC MCU 8BIT EPROM 28-SOIC RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:HC05 標(biāo)準(zhǔn)包裝:1 系列:AVR® ATmega 核心處理器:AVR 芯體尺寸:8-位 速度:16MHz 連通性:I²C,SPI,UART/USART 外圍設(shè)備:欠壓檢測/復(fù)位,POR,PWM,WDT 輸入/輸出數(shù):32 程序存儲器容量:32KB(16K x 16) 程序存儲器類型:閃存 EEPROM 大小:1K x 8 RAM 容量:2K x 8 電壓 - 電源 (Vcc/Vdd):2.7 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 8x10b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 125°C 封裝/外殼:44-TQFP 包裝:剪切帶 (CT) 其它名稱:ATMEGA324P-B15AZCT
MC705P6ACPE 功能描述:8位微控制器 -MCU HC705P6A 176 BYTES RAM RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
MC705P6AMDWE 功能描述:8位微控制器 -MCU MCU 176 BYTES RAM EPP RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT