- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1949 > MC68MH360CZQ25L (Freescale Semiconductor)IC MPU QUICC 25MHZ 357-PBGA PDF資料下載
參數(shù)資料
| 型號： | MC68MH360CZQ25L |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 120/158頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MPU QUICC 25MHZ 357-PBGA |
| 標準包裝： | 44 |
| 系列： | M683xx |
| 處理器類型： | M683xx 32-位 |
| 速度： | 25MHz |
| 電壓： | 5V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 357-BBGA |
| 供應(yīng)商設(shè)備封裝： | 357-PBGA（25x25） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁當(dāng)前第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁
QMC Supplement
Following a request that is not masked out by the INTMASK or the SCCM (SCC mask)
register, an interrupt is generated to the host. The host reads the SCCE to determine the
cause of interrupt. A dedicated SCCE bit (GINT) indicates that at least one new entry was
added to the queue. After clearing GINT, the host starts processing the queue. The host then
clears this entry’s valid bit (V). The host follows this procedure until it reaches an entry with
V = 0, indicating an invalid entry.
NOTE
It is important that the user clear all interrupt ags in a queue
entry even though its valid bit may be cleared since old ags are
not necessarily overwritten with each new event.
4.1 Global Error Events
A global error affects the operation of the SCC. A global error can occur for two reasons—
serial data rates being too high for the CPM to handle, and CPM bus latency being too long
for correct FIFO operation.
There are two global errors— global transmitting underrun (GUN) and global receiver
overrun (GOV). GUN indicates that transmission has failed due to lack of data; and GOV
indicates that the receiver has failed because the RISC processor did not write previous data
to the receive buffer. In both cases, it is unknown which channel(s) are affected.
Nonglobal, individual channel errors are handled differently. See Section 4.3, “Interrupt
Table Entry,” for underrun and overrun in a specic channel.
The incoming data to the CPM is governed by transfers between the SCC and the SI. Every
transfer in either direction causes a request to the CPM state machine. If requests are
received too quickly, the CPM crashes due to an overload of serial data. This causes a global
error depending on whether it happened in the transmit side or the receive side. This error
affects all QMC channels.
The other error condition is bus latency. A receiving channel submits data to the FIFO for
transfer to external memory as long as the channel operates normally. If the bus latency for
the SDMA channels is too long and the receive FIFO is lled and overwritten, a receiver
overow occurs. The overwriting channels cannot be traced, affecting entire QMC
operation.
A similar situation can occur during transmission when the SDMA cannot ll the FIFO
from external memory because of bus latency. Again, it cannot be determined which
channel is underrun, and the whole QMC operation is affected.
Global errors are unlikely to occur in normal system operation, if correct serial speed is
used. The only area of concern is data movement between the FIFO and external memory.
To avoid problems, the user must understand the bus arbitration mechanism of the QUICC
and meet the latency requirements; see Chapter 8, “Performance,” for more information.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68P11E1CFNE2R | IC MCU 8BIT 52-PLCC |
| MC68SEC000AA16R2 | IC MPU 32BIT 16 MHZ 64-QFP |
| MC705C8ACPE | IC MCU 4MHZ 8K OTP 40-DIP |
| MC705L16CFUE | IC MCU 8BIT EPROM 80-QFP |
| MC705X32VFUE | IC MCU 8BIT 32K FLASH 64-QFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68MH360EM25L | 功能描述:IC MPU QUICC ETHER 25MHZ 240FQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:M683xx 標準包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點:- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應(yīng)商設(shè)備封裝:357-PBGA（25x25） 包裝:托盤 |
| MC68MH360EM33K | 制造商:Motorola Inc 功能描述: |
| MC68MH360EM33L | 功能描述:IC MPU QUICC ETHER 33MHZ 240FQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:M683xx 標準包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點:- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應(yīng)商設(shè)備封裝:357-PBGA（25x25） 包裝:托盤 |
| MC68MH360FE33E | 制造商:Motorola Inc 功能描述: |
| MC68MH360RC25L | 功能描述:微處理器 - MPU QUICC 2SMC 1SPI RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。