參數資料
型號: MC68LC302PU20CT
廠商: MOTOROLA INC
元件分類: 微控制器/微處理器
英文描述: 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100
封裝: 14 X 14 MM, 1.40 MM HEIGHT, 0.50 MM PITCH, PLASITC, LQFP-100
文件頁數: 86/128頁
文件大?。?/td> 641K
代理商: MC68LC302PU20CT
ETHERNET Controller
MOTOROLA
MC68EN302 REFERENCE MANUAL
4-21
— Guarantees minimum inter-frame gap (IFG) of 9.6
sec between CarrierSense
deasserted and next frame transmitted.
— Provides 8 byte PA + SFD
— Appends 32 bit JAM sequence (all 1’s) and start backoff timer upon collision
— Appends 32 bit CRC (if TC = 1) or bad CRC if aborting frame
— Defers to CarrierSense for 6
sec, then ignores CarrierSense for 3.6 sec during
InterFrameGap
— Collision Retry occurs under the 802.3 truncated binary exponential backoff
algorithm
— Detects a babbling transmission and generates BABT interrupt
— Aborts Frame transmission if Transmit FIFO underflow, ETHER_EN deassertion
during frame transmission, Collision Retry Limit exceeded, Late Collision or
Collision and DRTY = 1
Provides Transmit Frame Status
— Generates the DEF, HB, LC, RL, RC, UN and CSL status fields written into the end
of frame transmit buffer descriptor which provide status on the transmission of the
frame. The definition of these fields is based on the Layer Management section of
the 802.3 standard. These fields are valid after the heartbeat window following the
successful transmission of a frame or if the collision retry limit (16 attempts) is
exceeded. A “XmitStatusReady” signal is asserted to the transmit buffer descriptor
control logic when this status is available
All logic in the Ethernet Transmit block runs synchronously with the Ethernet TCLK provided
by an external Ethernet physical layer component(s).
NOTE
Deasserting ETHER_EN during frame transmission is NOT
recommended as ETHER_EN is used as a reset signal in the
Ethernet controller logic. The recommended procedure is to
assert the GTS bit to gracefully halt transmission. Once the GRA
interrupt is received indicating that transmission has completed,
then deassert ETHER_EN.
4.5.2 ETHERNET RECEIVE
The receive block consists of the following submodules:
Serial to Parallel Conversion
Receive Protocol Control
— Controls data path by stripping PA, SFD, and dribble bits
— Detects runt frames, and signals REJECT to the receive FIFO
— Detects giant frames, generates the BABR interrupt and discards the rest of frame
— Provides count to determine frame length (in bytes)
— Provides for interframe recovery if a minimum receive interframe gap of
approximately 2.4
sec is provided.
相關PDF資料
PDF描述
MC68EN302PV25BT 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144
MC68302PV33C 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144
SPAK302PV16VC 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144
SPAK302FC25C 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP132
MC68EN360EM25 7 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP240
相關代理商/技術參數
參數描述
MC68LC302PU20VCT 功能描述:IC MPU NETWORK 20MHZ 100-LQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:M683xx 標準包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點:- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應商設備封裝:357-PBGA(25x25) 包裝:托盤
MC68LC302PU25CT 功能描述:微處理器 - MPU 25MHz 2.5MIPS RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數據總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數據 RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324
MC68LK332ACAG16 功能描述:32位微控制器 - MCU 32BIT MCU 2KRAM TPU QSM RoHS:否 制造商:Texas Instruments 核心:C28x 處理器系列:TMS320F28x 數據總線寬度:32 bit 最大時鐘頻率:90 MHz 程序存儲器大小:64 KB 數據 RAM 大小:26 KB 片上 ADC:Yes 工作電源電壓:2.97 V to 3.63 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:LQFP-80 安裝風格:SMD/SMT
MC68LK332ACAG16 制造商:Freescale Semiconductor 功能描述:Microcontroller
MC68LK332ACEH16 功能描述:32位微控制器 - MCU 32BIT MCU 2KRAM TPU QSM RoHS:否 制造商:Texas Instruments 核心:C28x 處理器系列:TMS320F28x 數據總線寬度:32 bit 最大時鐘頻率:90 MHz 程序存儲器大小:64 KB 數據 RAM 大小:26 KB 片上 ADC:Yes 工作電源電壓:2.97 V to 3.63 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:LQFP-80 安裝風格:SMD/SMT