參數(shù)資料
型號: MC68HC711E20CFS2
廠商: FREESCALE SEMICONDUCTOR INC
元件分類: 微控制器/微處理器
英文描述: 8-BIT, UVPROM, 2 MHz, MICROCONTROLLER, CQCC52
封裝: WINDOWED, CERAMIC, LCC-52
文件頁數(shù): 161/242頁
文件大小: 1672K
代理商: MC68HC711E20CFS2
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁當(dāng)前第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁
Pin Descriptions
M68HC11E Family Data Sheet, Rev. 5.1
Freescale Semiconductor
25
1.4.9 STRA/AS
The strobe A (STRA) and address strobe (AS) pin performs either of two separate functions, depending
on the operating mode:
In single-chip mode, STRA performs an input handshake (strobe input) function.
In the expanded multiplexed mode, AS provides an address strobe function.
AS can be used to demultiplex the address and data signals at port C. Refer to Chapter 2 Operating
1.4.10 STRB/R/W
The strobe B (STRB) and read/write (R/W) pin act as either an output strobe or as a data bus direction
indicator, depending on the operating mode.
In single-chip operating mode, STRB acts as a programmable strobe for handshake with other parallel
devices. Refer to Chapter 6 Parallel Input/Output (I/O) Ports for further information.
In expanded multiplexed operating mode, R/W is used to indicate the direction of transfers on the external
data bus. A low on the R/W pin indicates data is being written to the external data bus. A high on this pin
indicates that a read cycle is in progress. R/W stays low during consecutive data bus write cycles, such
as a double-byte store. It is possible for data to be driven out of port C, if internal read visibility (IRV) is
enabled and an internal address is read, even though R/W is in a high-impedance state. Refer to
Chapter 2 Operating Modes and On-Chip Memory for more information about IRVNE (internal read
visibility not E).
1.4.11 Port Signals
Port pins have different functions in different operating modes. Pin functions for port A, port D, and port
E are independent of operating modes. Port B and port C, however, are affected by operating mode. Port
B provides eight general-purpose output signals in single-chip operating modes. When the microcontroller
is in expanded multiplexed operating mode, port B pins are the eight high-order address lines.
Port C provides eight general-purpose input/output signals when the MCU is in the single-chip operating
mode. When the microcontroller is in the expanded multiplexed operating mode, port C pins are a
multiplexed address/data bus.
Refer to Table 1-1 for a functional description of the 40 port signals within different operating modes.
Terminate unused inputs and input/output (I/O) pins configured as inputs high or low.
1.4.12 Port A
In all operating modes, port A can be configured for three timer input capture (IC) functions and four timer
output compare (OC) functions. An additional pin can be configured as either the fourth IC or the fifth OC.
Any port A pin that is not currently being used for a timer function can be used as either a general-purpose
input or output line. Only port A pins PA7 and PA3 have an associated data direction control bit that allows
the pin to be selectively configured as input or output. Bits DDRA7 and DDRA3 located in PACTL register
control data direction for PA7 and PA3, respectively. All other port A pins are fixed as either input or
output.
PA7 can function as general-purpose I/O or as timer output compare for OC1. PA7 is also the input to the
pulse accumulator, even while functioning as a general-purpose I/O or an OC1 output.
相關(guān)PDF資料
PDF描述
MC68HC11E9MB2 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PDIP56
MC68HC11E9VB2 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PDIP56
MC68HC11E9VFN2 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PQCC52
MC68HC711E9CFN2 8-BIT, OTPROM, 2 MHz, MICROCONTROLLER, PQCC52
MC68L11E9B2 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PDIP56
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68HC711E20CFU3 制造商:Rochester Electronics LLC 功能描述:8BIT, 20K EPROM, 768RAM. - Bulk 制造商:Freescale Semiconductor 功能描述: 制造商:Motorola Inc 功能描述:
MC68HC711E20CFU4 制造商:Freescale Semiconductor 功能描述:
MC68HC711E20VFN2 制造商:Motorola Inc 功能描述:
MC68HC711E9 K81H WAF 制造商:Motorola Inc 功能描述:
MC68HC711E9CFN 制造商:Rochester Electronics LLC 功能描述: