- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359141 > MC68HC705C8ACP (MOTOROLA INC) HCMOS Microcontroller Unit PDF資料下載
參數(shù)資料
| 型號(hào)： | MC68HC705C8ACP |
| 廠商： | MOTOROLA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | HCMOS Microcontroller Unit |
| 中文描述： | 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PDIP40 |
| 封裝： | PLASTIC, DIP-40 |
| 文件頁(yè)數(shù)： | 72/108頁(yè) |
| 文件大小： | 718K |
| 代理商： | MC68HC705C8ACP |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)當(dāng)前第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)
Resets and Interrupts
MC68HC705KJ1 MC68HRC705KJ1 MC68HLC705KJ1 Data Sheet, Rev. 4.1
72
Freescale Semiconductor
8.2.1 Power-On Reset
A positive transition on the V
DD
pin generates a power-on reset.
NOTE
The power-on reset is strictly for power-up conditions and cannot be used
to detect drops in power supply voltage.
A 4064-t
cyc
(internal clock cycle) delay after the oscillator becomes active allows the clock generator to
stabilize. If any reset source is active at the end of this delay, the MCU remains in the reset condition until
all reset sources are inactive.
Figure 8-2. Power-On Reset Timing
8.2.2 External Reset
A logic 0 applied to the RESET pin for 1 1/2 t
cyc
generates an external reset. A Schmitt trigger senses the
logic level at the RESET pin.
Figure 8-3. External Reset Timing
Table 8-1. External Reset Timing
Characteristic
Symbol
Min
Max
Unit
RESET Pulse Width
t
RL
1.5
—
t
cyc
OSCILLATOR STABILIZATION DELAY
(2)
V
DD
OSC1 PIN
INTERNAL
CLOCK
INTERNAL
ADDRESS BUS
Notes:
1. Power-on reset threshold is typically between 1 V and 2 V.
2. 4064 cycles or 128 cycles, depending on state of SOSCD bit in MOR
3. Internal clock, internal address bus, and internal data bus are not available externally.
INTERNAL
DATA BUS
$07FE
$07FE
$07FE
$07FE
$07FE
$07FE
$07FF
NEWPCH
NEWPCL
(NOTE 1)
INTERNAL
CLOCK
INTERNAL
ADDRESS BUS
Notes:
1. Internal clock, internal address bus, and internal data bus are not available externally.
2. The next rising edge of the internal clock after the rising edge of RESET initiates the reset sequence.
INTERNAL
DATA BUS
$07FE
$07FE
$07FE
$07FE
$07FF
NEW PC
NEW
PCH
t
RL
NEW PC
NEW
PCL
DUMMY
OP
CODE
RESET
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68HC705C8ACFS | HCMOS Microcontroller Unit |
| MC68HC705C8ACFN | HCMOS Microcontroller Unit |
| MC68HC705C8ACFB | HCMOS Microcontroller Unit |
| MC68HC705C8ACB | HCMOS Microcontroller Unit |
| MC68HC705JJ7S | HCMOS Microcontroller Unit |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC705C8ACPB | 制造商:Freescale Semiconductor 功能描述: |
| MC68HC705C8ACPE | 制造商:Freescale Semiconductor 功能描述: |
| MC68HC705C8AFNE | 功能描述:8位微控制器 -MCU HC05 CORE + 8K RAM + EPR RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| MC68HC705C8AFU | 制造商:Rochester Electronics LLC 功能描述:8-BIT MCU W/BLANK EPROM - Bulk |
| MC68HC705C8AVFB | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。