
FLASH EEPROM
Operation
M68HC12B Family — Rev. 9.0
Data Sheet
MOTOROLA
FLASH EEPROM
111
array write cycle must be either to the location that is to be programmed if a
programming sequence is being performed, or, if erasing, to any valid FLASH
EEPROM array location. Writing the new address and data information to the
FLASH EEPROM is followed by assertion of ENPE to turn on the program/erase
voltage to program/erase the new location(s). The LAT bit must be asserted and
the address and data latched to allow the setting of the ENPE control bit. If the data
and address have not been latched, an attempt to assert ENPE will be ignored and
ENPE will remain negated after the write cycle to FEECTL is completed. The LAT
bit must remain asserted and the ERAS bit must remain in its current state as long
as ENPE is asserted. A write to the LAT bit to clear it while ENPE is set will be
ignored. That is, after the write cycle, LAT will remain asserted. Likewise, an
attempt to change the state of ERAS will be ignored and the state of the ERAS bit
will remain unchanged.
The programming software is responsible for all timing during a program sequence.
This includes the total number of program pulses (nPP), the length of the program
pulse (tPPULSE), the program margin pulses (pm) and the delay between turning off
the high voltage and verifying the operation (tVPROG).
The erase software is responsible for all timing during an erase sequence. This
includes the total number of erase pulses (em), the length of the erase pulse
(tEPULSE), the erase margin pulse or pulses, and the delay between turning off the
high voltage and verifying the operation (tVERASE).
Software also controls the supply of the proper program/erase voltage to the VFP
pin and should be at the proper level before ENPE is set during a program/erase
sequence.
A program/erase cycle should not be in progress when starting another
program/erase or while attempting to read from the array.
NOTE:
Although clearing ENPE disables the program/erase voltage (VFP) from the VFP pin
to the array, care must be taken to ensure that VFP is at VDD whenever
programming/erasing is not in progress. Not doing so could damage the part.
Ensuring that VFP is always greater or equal to VDD can be accomplished by
controlling the VFP power supply with the programming software via an output pin.
Alternatively, all programming and erasing can be done prior to installing the device
on an application circuit board which can always connect VFP to VDD. Programming
can also be accomplished by plugging the board into a special programming fixture
which provides program/erase voltage to the VFP pin.