- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45228 > MC68HC11ED0VFU2 (FREESCALE SEMICONDUCTOR INC) 8-BIT, 2 MHz, MICROCONTROLLER, PQFP44 PDF資料下載
參數(shù)資料
| 型號： | MC68HC11ED0VFU2 |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, 2 MHz, MICROCONTROLLER, PQFP44 |
| 封裝： | QFP-44 |
| 文件頁數(shù)： | 31/108頁 |
| 文件大?。?/td> | 1672K |
| 代理商： | MC68HC11ED0VFU2 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁當(dāng)前第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁
Central Processor Unit (CPU)
CPU Registers
MC68HC11ED0 — Rev. 1.0
Technical Summary
Central Processor Unit (CPU)
3.3.6 Condition Code Register (CCR)
This 8-bit register contains:
Five condition code indicators (C, V, Z, N, and H),
Two interrupt masking bits (IRQ and XIRQ)
A stop disable bit (S)
In the M68HC11 CPU, condition codes are updated automatically by
most instructions. For example, load accumulator A (LDAA) and store
accumulator A (STAA) instructions automatically set or clear the N, Z,
and V condition code flags. Pushes, pulls, add B to X (ABX), add B to Y
(ABY), and transfer/exchange instructions do not affect the condition
codes. Refer to Table 3-2, which shows what condition codes are
affected by a particular instruction.
3.3.6.1 Carry/Borrow (C)
The C bit is set if the arithmetic logic unit (ALU) performs a carry or
borrow during an arithmetic operation. The C bit also acts as an error flag
for multiply and divide operations. Shift and rotate instructions operate
with and through the carry bit to facilitate multiple-word shift operations.
3.3.6.2 Overflow (V)
The overflow bit is set if an operation causes an arithmetic overflow.
Otherwise, the V bit is cleared.
3.3.6.3 Zero (Z)
The Z bit is set if the result of an arithmetic, logic, or data manipulation
operation is 0. Otherwise, the Z bit is cleared. Compare instructions do
an internal implied subtraction and the condition codes, including Z,
reflect the results of that subtraction. A few operations (INX, DEX, INY,
and DEY) affect the Z bit and no other condition flags. For these
operations, only = and
≠ conditions can be determined.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68HC11ED0VFN2 | 8-BIT, 2 MHz, MICROCONTROLLER, PQCC44 |
| MC68HC11ED0VFN3 | 8-BIT, 3 MHz, MICROCONTROLLER, PQCC44 |
| MC68HC11ED0MFU3 | 8-BIT, 3 MHz, MICROCONTROLLER, PQFP44 |
| MC68HC11ED0CFU3 | 8-BIT, 3 MHz, MICROCONTROLLER, PQFP44 |
| MC68HC11ED0MP2 | 8-BIT, 2 MHz, MICROCONTROLLER, PDIP40 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC11ED0VFU3 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Technical Summary |
| MC68HC11ED0VP2 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Technical Summary |
| MC68HC11ED0VP3 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Technical Summary |
| MC68HC11EX | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:APPENDIX A ELECTRICAL CHARACTERISTICS |
| MC68HC11EXC | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:APPENDIX A ELECTRICAL CHARACTERISTICS |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。