參數(shù)資料
型號(hào)： MC68HC11ED0CFU3
廠商： FREESCALE SEMICONDUCTOR INC
元件分類： 微控制器/微處理器
英文描述： 8-BIT, 3 MHz, MICROCONTROLLER, PQFP44
封裝： QFP-44
文件頁(yè)數(shù)： 33/108頁(yè)
文件大?。?/td> 1672K
代理商： MC68HC11ED0CFU3
Technical Summary
MC68HC11ED0 — Rev. 1.0
Central Processor Unit (CPU)
Central Processor Unit (CPU)
3.3.6.4 Negative (N)
The N bit is set if the result of an arithmetic, logic, or data manipulation
operation is negative (MSB = 1). Otherwise, the N bit is cleared. A result
is said to be negative if its most significant bit (MSB) is a 1. A quick way
to test whether the contents of a memory location has the MSB set is to
load it into an accumulator and then check the status of the N bit.
3.3.6.5 I-Interrupt Mask (I)
The interrupt request (IRQ) mask (I bit) is a global mask that disables all
maskable interrupt sources. While the I bit is set, interrupts can become
pending, but the operation of the CPU continues uninterrupted until the
I bit is cleared. After any reset, the I bit is set by default and can be
cleared only by a software instruction. When an interrupt is recognized,
the I bit is set after the registers are stacked, but before the interrupt
vector is fetched. After the interrupt has been serviced, a
return-from-interrupt instruction is normally executed, restoring the
registers to the values that were present before the interrupt occurred.
Normally, the I bit is 0 after a return from interrupt is executed. Although
the I bit can be cleared within an interrupt service routine, "nesting"
interrupts in this way should be done only when there is a clear
understanding of latency and of the arbitration mechanism. Refer to
3.3.6.6 Half Carry (H)
The H bit is set when a carry occurs between bits 3 and 4 of the
arithmetic logic unit during an ADD, ABA, or ADC instruction. Otherwise,
the H bit is cleared. Half carry is used during BCD operations.
3.3.6.7 X-Interrupt Mask (X)
The XIRQ mask (X) bit disables interrupts from the XIRQ pin. After any
reset, X is set by default and must be cleared by a software instruction.
When an XIRQ interrupt is recognized, the X and I bits are set after the
registers are stacked, but before the interrupt vector is fetched. After the
interrupt has been serviced, an RTI instruction is normally executed,
causing the registers to be restored to the values that were present
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料
PDF描述
MC68HC11ED0MP2 8-BIT, 2 MHz, MICROCONTROLLER, PDIP40
MC68HC11ED0MFN2 8-BIT, 2 MHz, MICROCONTROLLER, PQCC44
MC68HC11ED0CFU2 8-BIT, 2 MHz, MICROCONTROLLER, PQFP44
MC68HC11ED0MFN2 8-BIT, 2 MHz, MICROCONTROLLER, PQCC44
MC68HC11ED0VFU3 8-BIT, 3 MHz, MICROCONTROLLER, PQFP44
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68HC11ED0CP2 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Technical Summary
MC68HC11ED0CP3 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Technical Summary
MC68HC11ED0MFN2 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Technical Summary
MC68HC11ED0MFN3 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Technical Summary
MC68HC11ED0MFU2 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Technical Summary
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*
<i id="kt1g3"><abbr id="kt1g3"></abbr></i>
<big id="kt1g3"></big>
    • <table id="kt1g3"><tr id="kt1g3"><sub id="kt1g3"></sub></tr></table>