- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45228 > MC68HC11ED0CFU3 (FREESCALE SEMICONDUCTOR INC) 8-BIT, 3 MHz, MICROCONTROLLER, PQFP44 PDF資料下載
參數(shù)資料
| 型號(hào)： | MC68HC11ED0CFU3 |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, 3 MHz, MICROCONTROLLER, PQFP44 |
| 封裝： | QFP-44 |
| 文件頁數(shù)： | 28/108頁 |
| 文件大?。?/td> | 1672K |
| 代理商： | MC68HC11ED0CFU3 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當(dāng)前第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁
Technical Summary
MC68HC11ED0 — Rev. 1.0
Central Processor Unit (CPU)
Central Processor Unit (CPU)
The decimal adjust accumulator A (DAA) instruction is used after
binary-coded decimal (BCD) arithmetic operations, but there is no
equivalent BCD instruction to adjust accumulator B.
The add, subtract, and compare instructions associated with both
A and B (ABA, SBA, and CBA) only operate in one direction,
making it important to plan ahead to ensure that the correct
operand is in the correct accumulator.
3.3.2 Index Register X (IX)
The IX register provides a 16-bit indexing value that can be added to the
8-bit offset provided in an instruction to create an effective address. The
IX register can also be used as a counter or as a temporary storage
register.
3.3.3 Index Register Y (IY)
The 16-bit IY register performs an indexed mode function similar to that
of the IX register. However, most instructions using the IY register
require an extra byte of machine code and an extra cycle of execution
time because of the way the opcode map is implemented. Refer to
3.5 Opcodes and Operands for further information.
3.3.4 Stack Pointer (SP)
The M68HC11 CPU has an automatic program stack. This stack can be
located anywhere in the address space and can be any size up to the
amount of memory available in the system. Normally, the SP is initialized
by one of the first instructions in an application program. The stack is
configured as a data structure that grows downward from high memory
to low memory. Each time a new byte is pushed onto the stack, the SP
is decremented. Each time a byte is pulled from the stack, the SP is
incremented. At any given time, the SP holds the 16-bit address of the
next free location in the stack. Figure 3-2 is a summary of SP
operations.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68HC11ED0MP2 | 8-BIT, 2 MHz, MICROCONTROLLER, PDIP40 |
| MC68HC11ED0MFN2 | 8-BIT, 2 MHz, MICROCONTROLLER, PQCC44 |
| MC68HC11ED0CFU2 | 8-BIT, 2 MHz, MICROCONTROLLER, PQFP44 |
| MC68HC11ED0MFN2 | 8-BIT, 2 MHz, MICROCONTROLLER, PQCC44 |
| MC68HC11ED0VFU3 | 8-BIT, 3 MHz, MICROCONTROLLER, PQFP44 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC11ED0CP2 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Technical Summary |
| MC68HC11ED0CP3 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Technical Summary |
| MC68HC11ED0MFN2 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Technical Summary |
| MC68HC11ED0MFN3 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Technical Summary |
| MC68HC11ED0MFU2 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Technical Summary |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。