Operating Modes and On-Chip Memory
Data Sheet
M68HC11E Family — Rev. 5
42
Operating Modes and On-Chip Memory
For More Information On This Product,
Go to: www.freescale.com
MOTOROLA
$102A
Serial Peripheral Data I/O
Register (SPDR)
See page 140.
Read:
Write:
Reset:
Read:
Write:
Reset:
Read:
Write:
Reset:
Read:
Write:
Reset:
Read:
Write:
Reset:
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Indeterminate after reset
$102B
Baud Rate Register
(BAUD)
See page 126.
TCLR
SCP2
(1)
SCP1
SCP0
RCKB
SCR2
SCR1
SCR0
0
0
0
0
0
U
U
U
$102C
Serial Communications Control
Register 1 (SCCR1)
See page 123.
R8
T8
M
WAKE
I
I
0
0
0
0
0
0
$102D
Serial Communications Control
Register 2 (SCCR2)
See page 124.
TIE
TCIE
RIE
ILIE
TE
RE
RWU
SBK
0
0
0
0
0
0
0
0
$102E
Serial Communications Status
Register (SCSR)
See page 125.
TDRE
TC
RDRF
IDLE
OR
NF
FE
1
1
0
0
0
0
0
0
1. SCP2 adds
÷
39 to SCI prescaler and is present only in MC68HC(7)11E20.
$102F
Serial Communications Data
Register (SCDR)
See page 122.
Read:
Write:
Reset:
Read:
Write:
Reset:
Read:
Write:
Reset:
Read:
Write:
Reset:
Read:
Write:
Reset:
Read:
Write:
Reset:
Read:
Write:
Reset:
R7/T7
R6/T6
R5/T5
R4/T4
R3/T3
R2/T2
R1/T1
R0/T0
Indeterminate after reset
$1030
Analog-to-Digital Control Status
Register (ADCTL)
See page 69.
CCF
SCAN
MULT
CD
CC
CB
CA
0
0
Indeterminate after reset
Bit 3
$1031
Analog-to-Digital Results
Register 1 (ADR1)
See page 71.
Bit 7
Bit 6
Bit 5
Bit 4
Bit 2
Bit 1
Bit 0
Indeterminate after reset
Bit 4
$1032
Analog-to-Digital Results
Register 2 (ADR2)
See page 71.
Bit 7
Bit 6
Bit 5
Bit 3
Bit 2
Bit 1
Bit 0
Indeterminate after reset
Bit 4
$1033
Analog-to-Digital Results
Register 3 (ADR3)
See page 71.
Bit 7
Bit 6
Bit 5
Bit 3
Bit 2
Bit 1
Bit 0
Indeterminate after reset
Bit 4
$1034
Analog-to-Digital Results
Register 4 (ADR4)
See page 71.
Bit 7
Bit 6
Bit 5
Bit 3
Bit 2
Bit 1
Bit 0
Indeterminate after reset
$1035
Block Protect Register
(BPROT)
See page 58.
PTCON
BPRT3
BPRT2
BPRT1
BPRT0
0
0
0
1
R
1
1
1
1
Addr.
Register Name
Bit 7
6
5
4
3
2
1
Bit 0
= Unimplemented
= Reserved
U = Unaffected
I = Indeterminate after reset
Figure 2-7. Register and Control Bit Assignments (Sheet 5 of 6)
F
Freescale Semiconductor, Inc.
n
.
